# Quantitative Analysis of Hump Effects of Multi-Gate MOSFETs for Low-Power Electronics

Woojun Lee<sup>\*</sup> and Woo Young Choi

Dept. of Electronic Eng., Sogang Univ., 1 Shinsu-dong, Mapo-gu, Seoul 121-742, Korea. Phone: +82-70-8285-8467 Fax: +82-2-705-8467 E-mail: \*lwj1026@sogang.ac.kr

# I. Introduction

Recently, for further improvement of performance, three-However, it was reported that multi-gate MOSFETs would MOSFETs investigate the hump effect quantitatively.

voltages of multi-gate MOSFETs were extracted to evaluate 50 nm. The workfunction of gate electrodes is 4.17 eV. the hump effect by using three-dimensional device the radius of curvature of fin corners was studied.

### **II. Parasitic Threshold Voltage Extraction**

assumed two parallel-connected single-gate MOSFET 1 and 2 because one of the  $g_{m2}$  peaks disappears doping is  $2 \times 10^{19}$  cm<sup>-3</sup> both in tri-gate and GAA MOSFETs. due to small  $\Delta \Phi$ .

In order to evaluate the accuracy of the proposed method, IV. Summary we defined the relative error of extracted threshold voltages Transconductance change method is introduced to evaluate with regard to  $\Delta \Phi$  as follows:

Relative error (%) =  $100(\Delta \Phi - \Delta V_T)/\Delta \Phi$ .

transconductance change method is accurate enough to compact modeling. analyze hump effects of multi-gate MOSFETs. Also, it can Acknowledgements extract threshold voltages of three parallel-connected MOSFETs as shown in Fig. 4 (b).

## **III. Analysis of Hump Effects of Multi-Gate MOSFETs**

In this section, the transconductance change method is dimensional multi-gate MOSFETs have been investigated [1]. introduced to analyze the hump effect of multi-gate quantitatively. Three-dimensional device suffer from a hump effect due to their non-planar channel simulation has been carried out by using ATLAS simulator structure which generates parasitic threshold voltages [2]. [4]. Multi-gate MOSFETs such as tri-gate and gate-all-around The hump effect increases off-current of MOSFETs because (GAA) MOSFETs are considered for simulation as shown in parasitic threshold voltages generally determine the sub- Fig. 5. The dimensions of tri-gate and GAA MOSFETs are threshold characteristics of multi-gate MOSFETs as shown the same except for the existence of a bottom gate in GAA in Fig. 1. Thus, for low-power electronics, it is necessary to MOSFETs. The thickness of gate oxide is 4 nm. The width and height of a fin are 42 nm. Doping concentration of a fin is In this paper, the accurate values of parasitic threshold  $2x10^{19}$  cm<sup>-3</sup>. The thickness of a buried oxide (BOX) layer is

We extracted main threshold voltage  $(V_{T,main})$  and parasitic simulation for the first time. Threshold voltages in each threshold voltages ( $V_{T,corner}$ ) of tri-gate and GAA MOSFETs channel region were extracted by using the transconductance by using the transconductance change method as illustrated in  $(g_m)$  change method [3]. Also, the dependence of parasitic Fig. 6 (a). For the first time, it was observed that tri-gate threshold voltages on the doping concentration of a fin and MOSFETs have two different values of parasitic threshold voltages ( $V_{T,corner1}$  and  $V_{T,corner2}$ ) as illustrated in Fig. 6 (b). It results from the structural differences between upper and lower corners of a fin. Since the upper corners are controlled In order to confirm the validity of the transconductance more strongly than the lower ones by the gate voltage, change method for parasitic threshold voltage extraction, we  $V_{T,corner1}$  is lower than  $V_{T,corner2}$ . However, in the case of GAA planar MOSFETs, only one parasitic threshold voltage  $(V_{T,corner})$ MOSFETs, only whose gate workfunctions ( $\Phi$ ) and widths exists since there is no structural difference between upper (W) are different from each other as shown in Fig. 2.  $\Phi_n$  and and lower corners. To relieve the hump effect in three- $W_n$  are defined as the gate workfunction and width of dimensional MOSFETs, corner rounding and low fin doping 'MOSFET n'. When  $(\Phi_1, \Phi_2)$  and  $(W_1, W_2)$  are (4.5, 4.9 eV) concentration are used [6]. Fig. 7 (a) and (b) show the and (1, 10 µm), respectively, a hump is observed as shown in dependence of threshold voltages of tri-gate and GAA Fig. 3 (a). Fig. 3 (b) shows  $g_{m2}$  (=d $g_m/dV_G$ ) as a function of MOSFETs on fin doping concentration. As fin doping the gate voltage  $(V_G)$ , which confirms that the concentration decreases, each threshold voltage is observed to transconductance change method successfully extracts be converged into the same value-no hump. In the case of trithreshold voltages of each MOSFET in that workfunction gate MOSFETs,  $V_{T,corner2}$  is converged to  $V_{T,main}$  when the fin difference  $(\Delta \Phi)$  is the same as threshold voltage difference doping concentration is  $5 \times 10^{18}$  cm<sup>-3</sup>. Also, the hump effect is  $(\Delta V_T)$  extracted by the transconductance change method. completely removed when the fin doping concentration is Threshold voltages of MOSFET 1 ( $V_{T1}$ ) and 2 ( $V_{T2}$ ) are 0.616 below  $1 \times 10^{18} \text{ cm}^{-3}$  both in the tri-gate and GAA MOSFETs. and 0.814 V, respectively. However, as  $\Phi_2$  decreases from Fig. 8 (a) and (b) show threshold voltages as a function of the 4.9 to 4.7 eV, with  $\Phi_l$  fixed at 4.5 eV, the transconductance radius of curvature of fin corners. More than 16-nm radius of change method fails to extract threshold voltages of curvature is needed to suppress the hump effect when fin

hump effects of multi-gate MOSFETs quantitatively for the first time. The effect of fin doping concentration and corner Fig. 4 (a) shows the relative error with the variation of  $\Delta \Phi$  rounding on the hump effect is analyzed accurately. Since and  $W_2/W_1$ . It turns out that as  $\Delta \Phi$  and  $W_2/W_1$  decrease, the threshold voltages in each part of a multi-gate MOSFET can relative error increases due to difficulty of  $g_{m2}$  peak sensing. be extracted accurately, the proposed method will be very However, as will be discussed in Section III, the helpful low-power to multi-gate MOSFET design and

Research for this publication was undertaken with the help of a Research Grant from Sogang University in the year 2008.

### Reference

S. Monfray *et al. Symp. VLSI Tech. Dig.*, pp.108-109, 2002. [2]
B. Doyle *et al.*, *Symp. VLSI Tech. Dig.*, pp.133-134, 2003. [3] W. Y.
Choi *et al.*, *IEEE Trans. Elec. Dev.*, Vol. 51, No. 11, pp. 1833-1839.
SILVACO International, ATLAS User's Manual. [5] H. Hayt, Engineering Electromagnetics, McGraw-Hill, pp. 143-145, 2001. [6]
W. Xiong *et al.*, *IEEE Int. SOI Conf.*, pp. 111-113, 2003.



Fig. 1. Relationship between off-current and hump effects.







**Fig. 3.**  $g_{m2}$ - $V_G$  curve for three parallel-connected single-gate MOSFETs.















