Comparative Study of Tunnel FETs and MOSFETs for Low-Power Consumption

Woo Young Choi

Department of Electronic Engineering, Sogang University, 1 Shinsu-dong, Mapo-gu, Seoul 121-742, Korea. Phone: +82-2-705-8467 Fax: +82-2-705-8467 E-mail: wchoi@sogang.ac.kr

1. Introduction

demand of portable devices, low-power consumption MOSFETs for smaller t_{ox} as shown in Fig. 2 (b). becomes one of the most important requirements in MOSFETs remain in the punch-through mode even when semiconductor industry. The most efficient way to reduce t_{ox} is 2 nm. It proves that tunnel FETs are more immune to power consumption is to reduce operation voltage (V_{DD}) . short channel effect than MOSFETs. However, it is difficult to achieve sub-1-V V_{DD} in the case Fig. 3 shows the dependence of the four parameters on of metal-oxide-semiconductor field-effect transistors t_{SOI} . It is observed that the performance of MOSFETs is (MOSFETs). It is because the subthreshold swing (SS) improved faster than that of tunnel FETs since MOSFETs value of MOSFETs has a physical limitation of 60 are less affected by short channel effect. However, tunnel mV/dec at room temperature. As long as thermionic FETs exhibit lower SS and higher ON/OFF current ratio emission is used as a source carrier injection mechanism, than MOSFETs in spite of lower ON current. the only way to achieve sub-60-mV/dec SS is to lower temperature, which is not applicable to consumer and OFF current value, considering circuit delay, their ON electronics. In order to achieve sub-60-mV/dec SS at current should also be improved. Since low ON current room temperature, recently, some novel devices have been stems from the source carrier injection mechanism: proposed [1]-[3]. Among them, we have focused on the band-to-band tunneling, lower bandgap substrate such as tunnel FET [3]. Its basic structure is a gated p-i-n diode as strained SOI (SSOI) can be introduced for further shown in Fig. 1 (a). Since source carriers are injected by improvement in ON current, Fig. 4 shows the key process band-to-band tunneling instead of thermionic emission as flow of an SSOI wafer [5]. We increase x of $Si_{1,x}Ge_x$ from depicted in Fig. 1, the tunnel FET has no physical limit in 0 to 0.4 for higher strain in the SSOI layer, which means the SS value. We have confirmed that the TFET can have higher strain and lower bandgap energy. Fig. 5 shows the sub-60-mV/dec SS at room temperature based on the dependence of the four parameters on x of Si1-xGex. experimental data in previous research [3].

compared with that of MOSFETs in terms of SS, ON/OFF increases, the ON current of tunnel FETs surpasses that of current ratio, ON current and OFF current by using MOSFETs at the sacrifice of ON/OFF current ratio. Since simulation results.

2. Simulation and Results

ATLAS simulator [4]. Simulation parameters were ON current is required. carefully adjusted referring to Ref. [3]. Fig. 1 shows the 3. Conclusions simulated structure of the tunnel FET and the MOSFET. We observed four parameters such as SS, ON/OFF been performed in terms of SS, ON/OFF current ratio, current ratio, ON current and OFF current as a function of OFF current and ON current for low-power consumption. the gate oxide thickness (t_{ox}), the silicon-on-insulator Tunnel FETs exhibit extremely small SS (< 60 mV/dec) (SOI) layer thickness (t_{SOI}) and strain. All four parameters and OFF current and good immunity to short channel were extracted when the drain voltage is 1 V. The OFF effect compared with MOSFETs. Although the ON current was defined as the minimal drain current while the current of tunnel FETs is lower than that of MOSFETs, it ON current was defined as the drain current when the gate is observed that low bandgap substrate such as SSOI can voltage increased by 1 V from its OFF state value. The boost the ON current at the sacrifice of ON/OFF current gate length (L_G) was fixed at 70 nm.

 t_{ox} . As t_{ox} decreases, the SS value is observed to become for low-power application. smaller both in tunnel FETs and MOSFETs. It is because Acknowledgements the SS value is determined by two factors: the coupling between the gate voltage and the channel potential and the a Research Grant from Sogang University in the year 2008. influence of the drain voltage on the tunneling (tunnel References FET) or channel (MOSFET) barrier. As tox is scaled down, [1] K. Gopalakrishnan et al., Tech. Dig. of IEDM, pp. 289-292, the channel potential becomes more closely coupled to the gate voltage, which leads to decreased SS value. Thus, the SS value of tunnel FETs becomes < 60 mV/dec when t_{ox} is Manual. [5] Langdo *et al.*, *IEEE Int. SOI Conf.*, pp. 211-212, around 2 nm [3]. Also, the ON/OFF current ratio of tunnel 2002. FETs is observed to increase more abruptly than that of

MOSFETs as t_{ox} becomes smaller. It is because the OFF Due to the global energy crisis and the burgeoning current of tunnel FETs decreases faster than that of

Although tunnel FETs exhibit an extremely low SS Although x increases, the SS values of tunnel FETs and In this paper, the characteristics of tunnel FETs will be MOSFETs remain almost the same. However, as strain the OFF current increases more abruptly than the ON current as a function of strain, in the case of tunnel FETs, Two-dimensional simulation has been performed by ON/OFF current ratio lowering is inevitable when high

Comparative study of tunnel FETs and MOSFETs has ratio due to rapid OFF current increase. It is expected that Fig. 2 shows the dependence of the four parameters on the tunnel FET can be a good alternative to the MOSFET

Research for this publication was undertaken with the help of

2002. [2] H. Kam et al., Tech. Dig. of IEDM, pp. 477-480, 2005. [3] W. Y. Choi et al., IEEE Elec. Dev. Lett., vol. 28, no. 8, pp. 743-745, Aug. 2007. [4] SILVACO International, ATLAS User's





Fig. 1. Schematics and band diagrams of (a) tunnel FET and (b) MOSFET.



Fig. 2. (a) SS and ON/OFF current ratio of tunnel FETs and MOSFETs with variation of t_{ox} . (b) OFF and ON current of tunnel FETs and MOSFETs with variation of t_{ox} .



Fig. 4. Key process flow of an SSOI wafer. (a) Hydrogen implantation. (b) Strained Si layer bonding. (c) Removal of strained Si_{1-x}Ge_x layer.

Fig. 3. (a) SS and ON/OFF current ratio of tunnel FETs and MOSFETs with variation of t_{SOI} . (b) OFF and ON current of tunnel FETs and MOSFETs with variation of t_{SOI} .



Fig. 5. (a) SS and ON/OFF current ratio of tunnel FETs and MOSFETs with variation of strain. (b) OFF and ON current of tunnel FETs and MOSFETs with variation of strain.