# Asymmetric Gate-oxide Thickness Four-terminal FinFETs Fabricated using Low-Temperature and Atomically Flat interface Neutral-Beam Oxidation Process

Akira Wada<sup>1</sup>, Kazuhiko Endo<sup>2</sup>, Meishoku Masahara<sup>2</sup> and Seiji Samukawa<sup>1</sup>

<sup>1</sup>Institute of Fluid Science, Tohoku University 2-1-1 Katahira, Aoba-ku, Sendai, Miyagi 980-8577, Japan Phone: +81-22-217-5240 E-mail: Samukawa@ifs.tohoku.ac.jp <sup>2</sup>National Institute of Advanced Industrial Science and Technology 2-13 Tsukuba Central, Umezono, Tsukuba, Ibaraki 305-8568, Japan

### 1. Introduction

The scaling down of MOSFETs requires gates to be less than 23 nm long<sup>1</sup>. In this generation of devices, it is difficult to improve performance of MOSFET devices by only down-scaling because of short channel effect. To solve these problems, new MOSFET structures, such as FinFET, have been widely investigated. There are two types of FinFETs: the three-terminal (3T) FinFET and the four-terminal (4T) FinFET.<sup>2-5</sup> Both have an ultrathin silicon (Si) fin structure pinched by dual gate electrodes for controlling short channel effect while maintaining a high drive current. Additionally, because the 4T-FinFET has independent dual gate electrodes, its threshold voltage (V<sub>th</sub>) can be controlled independently. However, 4T-FinFETs had symmetrically thin gate oxides on both channels, resulting in large subthreshold slope (S-slope) due to the negative effect of the high second gate controllability.<sup>6</sup> To attain a good S-slope, the asymmetric gate oxide thickness  $(T_{ox})$  has been suggested.<sup>4</sup> Figure 1 shows the concept of asymmetric Tox 4T-FinFET. For the asymmetric T<sub>ox</sub> 4T-FinFETs, not only flexible V<sub>th</sub> controllability, but also low S-slope can be realized due to low effective body capacitance  $C_{\text{Beff}}$  (= $C_{\text{ox2}}C_{\text{Si}}/(C_{\text{ox2}}+C_{\text{Si}})$ ). However, it is difficult to fabricate gate dielectric film with different thicknesses on each side by the conventional thermal oxidation (TO) process owing to isotropic oxidation and lattice plane dependence of the oxidation rate. Even though some approaches have been developed, the fabrication process is very complex.<sup>4,5</sup> Additionally, high temperature TO process induces residual stress at Si/SiO<sub>2</sub> interface, which increases interfacial state density (D<sub>it</sub>), resulting in a high leakage current.7

To tackle these problems, we proposed the neutral beam oxidation (NBO) process as an alternative to the thermal oxidation (TO) process.<sup>8</sup> NBO can realize anisotropic oxidation and lattice-plane-free process due to collimated oxygen neutral beam bombarding with Si surface and then simply generate high quality SiO<sub>2</sub>. Also, the electric characteristic of SiO<sub>2</sub> films fabricated by NBO at low temperature (< 300 °C) is almost the same as that of films fabricated by TO.<sup>9</sup> In this study, we fabricated 3T-FinFET and symmetric/asymmetric T<sub>ox</sub> 4T-FinFETs and evaluated their performances by using the simple NBO process.

# 2. Experiments

Figure 2 shows the schematic process flow of 3T- and 4T-FinFETs. A silicon-on-insulator (SOI) wafer was used to

investigate the FinFETs with n-channel. The pattern for fin structure was determined by electron beam (EB) lithography, and then the fin structure was fabricated by NB etching. After that, a gate dielectric film was grown on each sidewall of the fin structure in two gate areas: driving gate (G1) and control gate (G2). NBO films were grown on each sidewall of the fin structure with two steps by tilting the sample at +30 and  $-30^{\circ}$  sequentially as gate dielectric films, as shown in Fig. 3. Gate dielectric film was covered with n+ polycrystalline-Si (Poly-Si). After a gate electrode was formed using inductive coupled plasma (ICP) etching, ion-implantation (P) into the extension of the source/drain (S/D) was performed. Then, in the case of 4T-FinFET, the poly-Si gate was separated by using a developed resist etch-back process<sup>10</sup>, as shown in Fig. 4. After the poly-Si gate was revealed by thinning the EB resist, the poly-Si gate separated using ICP-reactive ion etching (RIE) and the poly-Si gate over the Si-fin connected to the each side of the gate was completely removed. Finally, S/D was activated at 900°C for 2 seconds, and the devices were sintered at 450°C in 3% H<sub>2</sub> ambient after the aluminum electrode metallization.

# 3. Results and discussions

We measured the drain-current versus gate-voltage (I<sub>d</sub>-V<sub>g</sub>) characteristics of 3T-FinFETs, as shown in Fig. 5. The S-slope of the FinFET fabricated by NBO was apparently improved more than that of the one with conventional TO. We speculated that this improved S-slope is due to the fact that the SiO<sub>2</sub> film fabricated by NBO had a lower D<sub>it</sub> than that fabricated by TO. We also calculated effective mobility  $(\mu_{eff})$  of the 3T-FinFETs, as shown in Fig. 6. This result shows that the  $\mu_{eff}$  of the 3T-FinFETs fabricated by NBO was improved in high carrier density area. This improved  $\mu_{eff}$  is considered to be a result of the atomic-level flatness at the SiO<sub>2</sub>/Si interface. For a three-dimensional structure, in the case of TO, D<sub>it</sub> and roughness increase at the edge of the fin owing to the dependence of what is on the lattice plane. In contrast, in the case of NBO, the low D<sub>it</sub> and low roughness are due to the fact that NBO is a low-temperature and lattice-plane-free process.

Figure 7 shows the cross-sectional transmission electron microscope (TEM) image of the asymmetric ( $T_{ox1}$ =2.5nm,  $T_{ox2}$  = 4nm)  $T_{ox}$  4T-FinFET. The poly-Si gate was successfully separated by gate separation etching. Figure 8(a) and

(b) show the  $I_d$ - $V_{g1}$  characteristics of symmetric ( $T_{ox1} = T_{ox2}$ = 2.5nm) and asymmetric ( $T_{ox1}$ =2.5nm,  $T_{ox2}$  = 4nm)  $T_{ox}$ 4T-FinFETs, respectively, and the  $V_{th}$  (V\_{g1} at  $I_d$  =  $T_{\rm fin}$  /  $L_g$  $\times~10^{\text{-7}}$  A/µm) and S-slope as a function of  $V_{g2}$  for both 4T-FinFETs are plotted in Fig. 8(c). The symmetric  $T_{ox}$ 4T-FinFETs clearly exhibit flexible V<sub>th</sub> controllability by applying a bias voltage to G2, as shown in Figure 8(c). Specifically, note that  $V_{th}$  shift rate (defined by  $-\delta V_{th}/\delta V_{g2}$ ) is very large in the depletion condition ( $V_{g2} < V_{th(3T)} = -0.4V$  $(V_{th(3T)} \text{ is } V_{th} \text{ in the 3T-mode}))$ . On the basis of this result, to prevent S-slope degradation, we investigated the asymmetric  $T_{ox}$  4T-FinFETs. We found that  $V_{th}$  shift rate becomes lower and S-slope is improved as Tox2 increases. Here, we calculated  $|\delta(S-slope)|/|\delta V_{th}|$  (S/V<sub>th</sub>) to investigate the performance of symmetric/asymmetric Tox 4T-FinFET. The smaller the S/V<sub>th</sub> value, the better the performance of 4T-FinFET. The S/V<sub>th</sub> values of the asymmetric and symmetric Tox 4T-FinFETs are 71 and 322, respectively, in the depletion condition. This result indicated that the performance in the symmetric  $T_{\rm ox}$  4T-FinFET is effectively improved by introducing asymmetric Tox for the independent gates.

### 4. Conclusions

The S-slope and  $\mu_{eff}$  of the fabricated 3T-FinFET with



**Fig.1** Concept of asymmetric  $T_{ox}$  (thin drive-gate oxide and thick  $V_{th}$ -control-gate oxide) 4T-FinFET. For the asymmetric  $T_{ox}$  4T-FinFETs, not only flexible  $V_{th}$  controllability, but also low S-slope can be realized due to low effective body capacitance  $C_{Beff}$  ( $=C_{ox2}C_{Si'}/(C_{ox2}+C_{Si})$ ).



**Fig. 3** Scheme of NBO process for fabricating gate oxide film



NBO were slightly improved owing to the low  $D_{it}$  and atomic-level flatness, respectively. Flexibly  $V_{th}$ -controllable symmetric and asymmetric  $T_{ox}$  4T-FinFETs with the NBO process have been successfully fabricated by simpler fabrication processes. The performance of the asymmetric  $T_{ox}$ 4T-FinFETs was drastically improved more than that of the symmetric  $T_{ox}$  4T-FinFETs owing to the slightly thick  $V_{th}$ control-gate oxide. These results demonstrate the great potential of the NBO process for fabricating three-dimensional 4T-FinFETs.

#### References

- [1] International Technology Roadmap for Semiconductors 2009.
- [2] Y. X. Liu, et al., IEEE Electron Device Lett., vol. 24, (2003) pp. 484–486
- [3] D. M. Friedet et al., IEEE Electron Device Lett., vol. 24, (2003) pp. 592–594
- [4] M. Masahara et al., IEEE Electron Device Lett., vol. 28, (2007) pp. 217–219
- [5] Y. X. Liu, et al., IEEE Electron Device Lett., vol. 28, (2007) pp. 517–519
- [6] D. M. Fried, et al., IEEE Electron Devices Lett., vol. 25, (2004), pp. 199-201
- [7] Y. S. Choi, et al., : Appl. Phys. Lett. 92 (2008), 173507
- [8] T. Ikoma, et al., SSDM (2006), Yokohama, pp.448-449
- [9] M. Yonemoto, et al., Jpn. J. Appl. Phys, 48 (2009), 04C007
- [10] K. Endo, et al., IEEE Trans. Electron Devices, vol. 6, no. 2, (2007) pp.201-205





**Fig. 7** Cross-sectional TEM image of fabricated asymmetric Tox 4T-FinFET

