

# Metal Schottky S/D Technology of Ultra Thin SOTB (Silicon on Thin Box) MOSFET

Akio Shima, Nobuyuki Sugii, Nobuyuki Mise, Digh Hisamoto, Ken-ichi Takeda, and Kazuyoshi Torii  
Central Research Laboratory, Hitachi, Ltd., 1-280, Higashi-koigakubo, Kokubunji, Tokyo 185-8601, Japan  
Phone: +81-42-323-1111(ext. 3315), Fax: +81-42-327-7768, e-mail: [akio.shima.yw@hitachi.com](mailto:akio.shima.yw@hitachi.com)

## Abstract

This paper reports novel, non-epitaxial raised Source/Drain (S/D) approaches to decrease the parasitic external resistance in MOSFET fabricated on Ultra-thin silicon on insulator (UT-SOI) utilizing metal Schottky S/D process for low stand-by power (LSTP) application of CMOS. Selectively deposited  $\text{NiSi}_2$  with dopant segregation fabricated by laser spike annealing (LSA) significantly lowered effective Schottky-barrier height, and hence the contact resistance ( $\rho_c$ ). External parasitic resistance was reduced to 140 (NMOS)/ 350 (PMOS)  $\Omega\text{-}\mu\text{m}$  to satisfy the needs of UT-SOI MOSFET in 32 nm node. We have shown that the component of  $\rho_c$  in parasitic resistance is important to improve the device performance of UT-SOI MOSFET.

## Introduction

Ultra-thin silicon on insulator (UT-SOI) CMOS transistors have the advantage of improved short channel effect (SCE), reduced parasitic junction capacitance and minimal floating body. In addition, ultra-thin buried oxide (BOX) with UT-SOI (silicon on thin BOX:SOTB) technology is getting much interests because of its possibility to reduce  $V_{th}$  variations and power consumption [1-3]. A key challenge in fabricating high performance UT-SOI devices is the external parasitic source drain resistance ( $R_{sd}$ ). Typically an epitaxial-Si raised Source/Drain (S/D) is implemented to address this issue, but this process adds significant device integration complexity such as to minimize implant-related damages for the single-crystallinity of epi-Si and to control the facet of raised Si for minimized gate-to-S/D parasitic capacitance [4]. Schottky-barrier (SB)-MOSFETs are also receiving increased attention owing to their advantage of superior scalability, low extrinsic parasitics. However, they still show a substantially lower intrinsic on- and off-state performance owing to the existence of the SB. Recently, it has been demonstrated that dopant segregation (DS) is an effective means to improve the device characteristics of SB-MOSFETs [5,6]. In this paper, we report for the first time, Ultra Thin Silicon on Thin Box (UT-SOTB) MOSFETs using an alternative non-epitaxial raised S/D approach utilizing DS technique for decreasing the parasitic external resistance. The impact of DS on the electrical behavior of SB-MOSFETs is also shown.

## Experimental

Figure 1 and 2 summarize the process flow and feature of the fabricated device with DS using nickel silicidation. DS was achieved by Ion Implantation (I.I.) prior to silicidation process. This process laterally segregates dopants at the interface of SOI channel and nickel silicide. To completely convert the Si layer in S/D region into silicide with suitable lateral and without excess silicidation in thin and short Si-channel of UT-SOTB MOSFETs, nickel disilicide ( $\text{NiSi}_2$ ) was formed by laser spike annealing (LSA) [7].

## Device Characteristics

A cross sectional TEM image is shown in Fig. 3. Annealing with ultra-short duration and high temperature by LSA enables the transition to epitaxial- $\text{NiSi}_2$  with less agglomerations and less interfacial facets. As a result, selectively raised S/D structure of 30 nm-  $\text{NiSi}_2$  with cubic crystalline structure was formed by vertical reaction. XRD observation revealed that reaction products transform to  $\text{NiSi}$ , after LSA+Low temperature rapid thermal annealing (RTA). Schottky-barrier height (SBH,  $\phi_B$ ) was extracted from the I-V characteristics of the fabricated Schottky diodes [8]. The slope of activation energy can be used to evaluate the effective SBH that includes barrier lowering effects and

contributions due to thermo-ionic field emission. Our measurements clearly show that our process leads to the effective SBH lowering (Fig. 5). Ideal Id-Vg characteristics are obtained with a sub-threshold swing close to the theoretical limit (60 mV / decade at room temperature) for 50 nm-Lg MOSFET (Fig. 6(a)). A significantly improved off-state with almost ideal inverse sub-threshold slope was indicative of a strongly reduced SBH. The MOSFETs with doped  $\text{NiSi}_2$  S/D show improved Ids compared to those without SBH I.I., caused by the small SBH and hence the small contact resistance ( $\rho_c$ ) between the  $\text{NiSi}_2$  S/D and Si channel due to the dopant segregation. We also observed that Ids increased with laser power of LSA, this is obviously the consequence of higher activation of segregated dopant by LSA. These results indicate that the amounts of segregated dopants modulate the SBH, thus the carrier injection at the source is enhanced. Upward sloping at low gate voltage ( $V_g$ ) has been observed for short-channel SB-MOSFETs and can be invoked as the characteristic signature of a reverse-biased Schottky junction. SCE remains negligible despite high concentration of DS layer near the channel and remains well controlled at Lg down to 40 nm (Fig. 8).  $V_{th}$  for low stand-by power (LSTP) applications is achieved with the fully di-silicide (FUSI)  $\text{NiSi}_2$  gate, which causes only slight  $V_{th}$  shifts due to the difference of work function between the  $\text{NiSi}$  and  $\text{NiSi}_2$  FUSI metal.

The  $I_{on}$  improvement can be seen in comparison between DS- and Si Epi-UT-SOTB MOSFET [1, 3](Fig. 9). Figure 10 also compares S/D series resistance ( $R_{on}$ ) and the  $R_{on}$  of DS-MOSFET is improved compared to Si Epi-MOSFET. Reduction of SBH and  $\rho_c$  due to DS significantly contributes to these performance improvements, since raised S/D height in Si Epi-MOSFET (60 nm) is thicker than the ones in DS-MOSFET (30 nm- $\text{NiSi}_2$ ) and a component of parasitic resistance: S/D diffusion resistance in DS-MOSFET is quite larger due to the ultra-thin SOI layer. Figure 11 shows  $I_{on}$  and  $I_{off}$  plots for the SOTB MOSFETs as functions of back-gate bias ( $V_{bs}$ ). By applying a forward bias in DS-MOSFET,  $I_{on}$  can be increased and that in  $\text{NiSi}_2$  DS-MOSFET is strongly dependent on  $V_{bs}$ . This result suggests that UT-SOTB MOSFETs with DS closer to the channel is quite effective to control  $I_{on}$  with reduced power consumption by  $V_{bs}$ . In Fig. 12, energy band diagrams for Schottky UT-SOTB MOSFET are illustrated to show this effect of  $V_{bs}$ . Narrower depletion layer at the Schottky interface increases field emission current ( $I_{FE}$ ) and effectively decreases SBH.

## Conclusions

We succeeded to develop an alternate approach to decreasing external parasitic resistance in UT-SOTB MOSFET selective Schottky metal S/D process without the complexity of an epitaxial-Si raised S/D process. It was confirmed that the component of contact resistance in parasitic external resistance is significantly important to improve the device performance of UT-SOTB MOSFET. This approach is fully compatible with a conventional CMOS process flow and eliminates the added complexity of a conventional raised S/D approach.

## References

- [1] Y. Morita, et.al., 2008 Symp. VLSI Tech., p166, [2] S. Monfray, et.al., IEDM 2007, p693, [3] R. Tsuchiya, et.al., IEDM 2007, p475, [4] K.Cheng, et.al., 2009 Symp. VLSI Tech., p212, [5] A. Kinoshita, et.al., 2005 Symp. VLSI Tech., p158, [6] C.H. Ko, et.al., 2006 Symp. VLSI Tech., p98, [7] A. Shima, et.al., 2004 Symp. VLSI Tech., p174, [8] E. Dubois, et.al., J. Appl. Phys., vol. 96, no. 1, pp. 729(2004), [9] R.T. Tung et. al. Phys. Rev. Lett. 66, pp. 72 (1991)

Thin-BOX SOI (SOI 25nm, BOX 10nm)  
Shallow Trench Isolation  
Well Ion Implantation (I.I.)  
Gate Oxynitride Formation  
Poly Gate Patterning  
1st Spacer Formation  
S/D I.I.  
RTA  
Spacer Removal  
SBH (Dopant Segregation) I.I.  
2nd Thin Spacer Formation  
NiSi<sub>2</sub> S/D&FUSI Gate formation  
(LSA+Low Temp. RTA)  
Metallization





Fig. 1 Process flow of Schottky UT-SOTB MOSFET with DS during NiSi<sub>2</sub> formation

Fig. 2 Schematic cross section of Schottky UT-SOTB MOSFET fabricated as shown in Fig. 1

Fig. 3 TEM image of Schottky UT-SOTB MOSFET with NiSi<sub>2</sub> Schottky S/D and NiSi<sub>2</sub> FUSI gate




Fig. 4 Dependence of XRD spectra on annealing conditions for Ni silicidation




Fig. 5 Arrhenius plot of junction leakages in NiSi<sub>2</sub>/Si Schottky diodes and extracted SBH values





Fig. 6 (a) Sub-threshold Id-Vg (b) Id-Vd characteristics of CMOS devices with NiSi<sub>2</sub> Schottky S/D and NiSi<sub>2</sub> FUSI gate : Lg = 50 nm




Fig. 7 Dependence of Ion-Ioff characteristics on the laser power of LSA : Vd @ ±1.2V






Fig. 8 Vth roll-off characteristics of Schottky UT-SOTB MOSFET with dopant segregation during NiSi<sub>2</sub> formation





Fig. 9 Comparison of Ion-Ioff characteristics in UT-SOTB MOSFETs Vd @ ±1.2V: Results of DS- MOSFETs with selective-W and NiSi<sub>2</sub> are compared to that of Si Epi-MOSFET.





Fig. 10 Comparison of Ron in UT-SOTB MOSFETs: Ron of DS- MOSFETs with NiSi<sub>2</sub> is improved compared to that of Si Epi-MOSFET.




Fig. 11 Ion and Ioff plots of UT-SOTB MOSFETs as functions of Vbs: Ion of DS- MOSFET with NiSi<sub>2</sub> most strongly increases with Vbs.




Fig. 12 Energy band diagrams for Schottky UT-SOTB MOSFET to show the effect of Vbs: Narrower depletion layer at the Schottky interface increases field emission current (IFE) and effectively decreases SBH.