Ultra-Thin (4nm) Gate-All-Around CMOS devices with High-k/Metal for Low Power Multimedia Applications

J.-L. Huguenin¹, S. Monfray¹, G. Bidal³, S. Denorme¹, P. Perreau¹, N. Loubet¹, Y. Campidelli¹, M.-P. Samson¹, C. Arvet¹, K. Benotmane⁵, F. Leverdi¹, P. Gouraud¹, B. Le-Gratiet¹, C. De-Bute³, L. Pinzelli³, R. Beneyton¹, S. Barnola³, T. Morel¹, A. Hali\-maoui³, F. Boeuf¹, G. Gibibaudo², T. Skotnicki¹.

¹ST Microelectronics, 860 rue Jean Monnet, 38926 Crolles, France; ²IMEP-LAHC, 3 parvis Louis Néel, BP 257, 38016 Grenoble Cedex 1, France; ³CEA-LETI 17 rue des Martyrs, 38054 Grenoble, France

INTRODUCTION

It is now commonly admitted that multi-gate or multi-channel devices are the most promising MOSFET architectures to reach ITRS specifications [1] for the end of the roadmap thanks to their superior electrostatic control and their ability to work with undoped channel. Several multi-gate configurations have been proposed in the literature such as FinFET [2,3], Tri-Gate MOSFET [4], multi-channel FET [5], FFET [6], Gate-All-Around (GAA) [7-11]. In this work, we demonstrate the successful integration of a planar GAA on Silicon-On-Insulator (SOI) substrate using high-k/metal gate stack. This structure, based on the Silicon-On-Nothing (SON) [12] process, is planar self-aligned and allows a very good control of the channel thickness (defined by selective epitaxy). After describing the fabrication process, highlighted by Si-channel integration down to 4nm, electrical results are presented. State-of-the-art performances and excellent DIBL control thanks to the ultra-thin channel thickness are shown.

DEVICES FABRICATION

Figure 1 illustrates the integration scheme of our device. Starting on a SOI substrate, well implantations with high doses are performed in order to avoid parasitic conduction below the bottom gate (fig. 1-a)). Then, mono crystalline SiGe / Si / SiGe layers are grown by selective epitaxy (fig. 1-b)). The two SiGe-layers are sacrificial and determine the future gates position while the Si-layer corresponds to the future conduction channel. A SiN layer is deposited (fig. 1-b)) and acts as a hardmask during the first gate patterning. The whole stack (SiN/SiGe/Si/SiGe) is then etched with a stop on the initial SOI layer (fig. 1-c)) directly followed by a silicon epitaxy of the S/D regions to contact the channel (fig. 1-d)), ensuring thus the self-alignment of the top and bottom gates (fig. 2). Isolation is then performed thanks to the MESA process which permits at the same time a lateral access to the SiGe layers that are selectively removed by CF₄ plasma dry etch or hot HCl chemical vapor etch (fig. 1-e)). These empty cavities are filled with 2.5nm HfO₂ high-k dielectric and 10nm TiN metal gate using Atomic Layer (ALD) techniques. The remaining empty space is then filled with polysilicon (fig. 1-f)). External gates that connect the surrounding gate were then patterned. Conventional spacer, S/D implantation, Rapid Thermal Anneal and silicidation are performed before the standard contact formation and the metal line realization. Figure 3 shows a TEM cross-section of the final structure of our GAA device along the gate length (L) and the gate width (W). The TEM cross-section along the gate width in fig.4 highlights our gate surrounding a very thin channel down to 4nm.

ELECTRICAL RESULTS

In order to prevent any parasitic conduction between the bottom gate and the Buried Oxide (BOX), we performed high dose implantations. The doping profile “as implanted” was used to simulate the characteristics of the bottom parasitic channel (fig. 5). The simulated Iᵢₒ(V三等奖) (fig. 5) curves confirm a very high threshold voltage (Vᵢₜ=0.97V) for the bottom transistor. This clearly means that no significant parasitic conduction will occur below the bottom gate for V三等奖≤1V. This was also confirmed on measured Iᵢₒ(V三等奖) (fig. 6) with various backbiasing. No change in the characteristic was observed for substrate polarization down to -50V.

40nm x 47nm (LxW) GAA show excellent drive current. Un-normalized drive currents is 75µA for NMOS and 30µA for PMOS. By normalizing by footprint our GAA devices exhibit excellent performances with Iₒᵢ=1600µA/µm @ Vᵢₜ=0.8nm/µm for NMOS and Iₒᵢ=640µA/µμ @ Vᵢₜ=0.2nA/µm for PMOS at |Vᵤᵣ|=1V. The corresponding effective currents are Iₑᵢ=758/334 µA/µm for N/P MOS respectively. The double gate configuration allows a very low DIBL values lower than 25mV for NMOS and than 30mV for PMOS and very abrupt sub-threshold slope of 69mV/dec for both N and PMOS devices (fig. 7). Iᵢₒ(V三等奖) characteristics are shown in fig. 8. With its thin channel, our GAA confirms very good electrostatic immunity: no roll-off is observed on the Vᵢₜ(Lₒᵢ) curve (fig. 9) and the DIBL vs. Lₒᵢ (fig. 10) shows that the GAA is the ideal structure to control short channel effects compared to the single gate FDSOI reference [13].

Figure 12 proposes a benchmark of the best multi-gate (FINFET, Tri-Gate, MCFET, FFET and GAA) performances reported so far. To provide a comparison as fare as possible, all currents are normalized by the channel perimeter. For our devices, according to fig. 4, we assume the perimeter to be two times the channel width. Our GAA presents performances among the best published in the literature.

CONCLUSION

We successfully fabricated high-k/metal planar self-aligned GAA CMOS devices relying on SON process. With its surrounding gate, the GAA presents excellent electrostatic control and very good sub-threshold characteristics. It also exhibits high-drive current at low standby current confirming the potential of GAA architectures for 16nm node and below.

Fig. 1: Illustrations of the integration scheme

Fig. 2: TEM cross-section after Si epitaxy of S/D regions (step d). The SiGe marker shows the stop of the first gate etch (step c). The two future gates (here represented by the SiGe layers) are self-aligned thanks to this process.

Fig. 3: TEM cross section along the gate length (L) and along the gate width (W) showing the final structure of the GAA planar device. The silicon channel is well contacted by the S/D epitaxial regions. This TEM also confirms the successful integration of the self-aligned process with equal Lc=40nm for both top and bottom gate.

Fig. 4: TEM cross-section along the gate width allows seeing that surrounding gate process can be performed down to ultra thin silicon channel (Ts=4nm) and the physical channel width is W=47nm.

Fig. 5: Well implant profile simulation. The corresponding bottom channel MOSFET is simulated. I-Vc curves show that the bottom channel has a threshold voltage of 0.97V.

Fig. 6: Ic-Vc characteristics with substrate polarization down to Vb=50V revealing no parasitic conduction channel.

Fig. 7: Ic-Vc curves for NMOS and PMOS GAA devices normalized by footprint. Excellent performances and very good sub-threshold behavior is observed.

Fig. 8: Ic-Vc characteristics of 40nm gate length GAA devices. Performances are normalized by design footprint.

Fig. 9: Vt vs. Lc: evolution shows no roll-off. Confirming the excellent control of short channel effects of the GAA.

Fig. 10: DBL vs. Lc: shows excellent DBL control of the GAA for short gate length compared to single gate FDSoI reference.

Fig. 11: Benchmark of all the best performances reported so far on multi-gate architectures. Our planar GAA (black dots) is among the best state-of-the-art.