

Investigation of Recovery Effects on Degraded pMOSFETs of 65 nm Technology with Different Annealing Temperatures

Shuang-Yuan Chen^{1,*}, Chia-Hao Tu¹, Ying-Fu Chen¹, Heng-Sheng Huang¹,
Zi-Wei Jhou², Sam Chou², and Joe Ko²

¹Institute of Mechatronic Engineering, National Taipei University of Technology
No. 1, Sec. 3, Chung-Hsiao E. Rd., Taipei 106, Taiwan

Phone: +886-2-2771-2171 ext: 2011 Fax: +886-2-2771-7318 E-mail: syichen@ntut.edu.tw

²Integration Technology Division, United Microelectronics Corporation

1. Introduction

It is well-known that the MOSFET degradation after CHC and NBTI stress is due to the increment of interface states (ΔN_{it}) and oxide trapped charges (ΔN_{ot}). Early researches thought that CHC-induced MOSFET degradation refers to the breaking of Si-H bonds to increase N_{it} and N_{ot} [1-2]. Some researches indicated that hole trapping is dominant for NBTI-induced MOSFET degradation. Their recovery effect also catches much attention [3-4]. The mechanisms of degradation and recovery are involved with trapping and detrapping of N_{ot} and N_{it} . Most of the researches followed reaction-diffusion model (R-D model) and confirmed that the H related species are due to the breaking of Si-H bonds to induce N_{ot} or N_{it} and are a critical mechanism [5-6]. The cause is supposed that the Si-H bonding force is so weak to easily make Si dangling bond and the H related species may diffuse into gate dielectric to create more N_{ot} . However, for detrapping or recovery, there is no acceptable model that can be applied. Recently, a research revealed that bake at 325 °C after NBTI stress will produce full recovery, but the major mechanism is still unclear [7]. The degradation or recovery effects of MOSFET properties seem not entirely assure to come from the variation of the broken Si-H bonds. In 2009, our study indicated that ΔN_{it} can be clearly recovered with high temperature annealing [8]. So, it is necessary to further understand the recovery effect in 65 nm node and beyond.

In this work, both CHC and NBTI stresses are checked to investigate the recovery mechanism with different temperature annealing. The variations of threshold voltage (V_t), saturation current (I_{dsat}), and transconductance (g_m) of pMOSFETs were measured. By using subthreshold swing method (SS method), the variations of interface state density (ΔD_{it}) are also estimated.

2. Experiment and result discussions

All the tested pMOSFETs were fabricated using 65 nm process of UMC. The gate oxide is SiON with oxide thickness (T_{ox}) of 19.5 Å. The gate width/length (W/L) is equal to 10/0.06 (μm). The CHC and NBTI stress conditions are performed at stress voltage (V_{stress}) = -1.8 V and 125 °C. Annealing treatment (AT) includes 100 % N₂ (AT1) and 95 % N₂ + 5 % H₂ (AT2) and annealing conditions were performed at 250, 300, 350, and 400 °C for 30 min.

Figure 1 shows CHC and NBTI stress-induced I_{dsat} degradation on pMOSFETs at -1.8 V and 125 °C. Clearly, CHC stress is worse than NBTI stress. Figure 2 shows the comparison of g_m degradation in CHC and NBTI with the same stress condition. The results show that g_m degradation induced by CHC is worse than that of NBTI. It means that the large quantity ΔN_{it} should occur in CHC case. Respectively, Figs. 3 and 4 show the comparisons between ΔV_t (i.e., V_t shift) and ΔD_{it} on pMOSFETs during CHC and NBTI stress under stress condition of -1.8 V and 125 °C. The ΔD_{it} is extracted by using SS method. From Figs. 3 and 4, the degradation trends of ΔV_t and ΔD_{it} are so similar for CHC and NBTI stress modes. So, it is safely thought that ΔN_{it} dominates pMOSFET degradation after CHC and NBTI stress.

Figure 5 shows the characteristics of I_{dsat} - V_g on fresh (unstressed) pMOSFETs before and after anneal, which shows the AT did not change the properties of unstressed pMOSFETs.

By measuring the curves of I_{dsat} - V_g , Figs. 6 and 7 respectively show the comparisons of recovery ratio of N₂ and H₂ incorporation (i.e., AT1 and AT2) with different annealing temperatures in CHC and NBTI cases. Recovery ratio is calculated from I_{dsat} of (Anneal-Stress)/(Fresh-Stress). Compared between Figs. 6 and 7, it is found that AT2-induced pMOSFET recovery is likely better in CHC than AT1, but this situation is not showed in NBTI.

On the other hand, Figs. 8 and 9 show the curves of g_m - V_g after CHC and NBTI stress under different measurement points including Fresh, Stress, and Anneal. Recovery ratio is about 116.20 % and 83.44 % in AT2 of 400 °C, respectively for CHC and NBTI cases. It is known that the g_m characteristic is correlated with the ΔN_{it} at the SiON/Si-bulk interface. ΔN_{it} seems to be easily recovered under high temperature annealing. Then, by using SS method, Figs. 10 and 11 reveal that ΔV_t recovery is apparently dependent on ΔD_{it} recovery after anneal. This cause may be due to the H related species staying near the SiON/Si-bulk interface. The results are contrary to the viewpoint of standard R-D model [5]. The standard R-D model may be carefully reexamined.

Figure 12 shows the hydrogen (H) concentration profiles of this work and standard R-D model. In R-D model, the assumptions of regarding the initial condition of the H concentration is zero and certain boundary is zero just did not reflect the real situation [9]. In this work, the initial condition is modified and the H concentration increases from SiON/Si-bulk to SiON/poly-Si interface. Also, the boundary condition is modified at the situation of finite oxide thickness. Moreover, as for the slope (n value) variations of degradation (e.g. ΔV_t), they may be only due to different bonding energy resulted from strained bonding [10].

3. Conclusions

In this article, CHC and NBTI-induced pMOSFET degradation is almost recovered after high temperature anneal. The results prove that ΔN_{it} can be recovered and dominates the improvement of pMOSFET properties. Thus, the recovery of large quantity ΔN_{it} after anneal is conjectured to be due to most of the H related species staying near the SiON/Si-bulk interface. So, this work is considered that only reaction-limited regime takes place during the degradation and recovery phases, minor or no diffusion-limited regime has occurred simply maybe because the H related species are abundant around the interface. The assumptions of regarding the initial condition of the concentration of the H related species is zero and certain boundary is zero just did not reflect the real situation.

References

- [1] H. Kufluoglu and M. A. Alam, IEDM Tech. Dig. (2004) 113.
- [2] S. Y. Chen et al., Japanese Journal of Applied Physics **47** (2008) 1527.
- [3] D. S. Ang and S. Wang, IEEE Electron Device Letters **27** (2007) 914.
- [4] D. Varghese et al., IEEE Electron Devices **54** (2007) 1672.
- [5] S. Ogawa et al., Journal of Applied Physics **77** (1995) 1137.
- [6] M. A. Alam et al., Microelectronics Reliability **47** (2007) 853.
- [7] A. A. Katsetos, Microelectronics Reliability **48** (2008) 1655.
- [8] C. H. Tu, S. Y. Chen et al., SSDM (2009) 388.
- [9] S. Ogawa and N. Shiono: Phys. Rev. B **51** (1995) 4218.
- [10] T. Sakurai and T. Sugano, Journal Applied Physics **52** (1981) 2889.




Fig. 1. The curves of I_{dsat} degradation-stress time on pMOSFETs in CHC and NBTI at stress voltage (V_{stress}) = -1.8 V and 125 °C.




Fig. 5. The characteristics of I_{dsat} - V_g on fresh (unstressed) pMOSFETs before and after anneal.




Fig. 9. The g_m - V_g curves at different measurement points including Fresh, NBTI stress and annealing conditions of H_2 and 400 °C.




Fig. 2. The curves of g_m degradation-stress time on pMOSFETs in CHC and NBTI at -1.8 V and 125 °C.




Fig. 6. The comparisons of I_{dsat} recovery ratio with different annealing gases and temperatures in CHC case.




Fig. 10. The comparison between ΔV_t and ΔD_{it} on pMOSFETs with CHC stress and annealing treatment of H_2 and 400 °C.




Fig. 3. The comparison between ΔV_t and ΔD_{it} on pMOSFETs in CHC with stress condition of -1.8 V and 125 °C.




Fig. 7. The comparisons of I_{dsat} recovery ratio with different annealing gases and temperatures in NBTI case.




Fig. 11. The comparison between ΔV_t and ΔD_{it} on pMOSFETs with NBTI stress and annealing treatment of H_2 and 400 °C.




Fig. 4. The comparison between ΔV_t and ΔD_{it} on pMOSFETs in NBTI with the same stress condition.




Fig. 8. The g_m - V_g curves at different measurement points including Fresh, CHC stress and annealing conditions of H_2 and 400 °C.




Fig. 12. The hydrogen (H) concentration profiles of this work and standard R-D model.