# **Current Status and Future Challenge of Embedded High-speed MRAM**

Shunsuke Fukami, Tetsuhiro Suzuki, Kiyokazu Nagahara, Norikazu Ohshima, Shinsaku Saitoh, Ryusuke Nebashi, Noboru Sakimura, Hiroaki Honjo, Kaoru Mori, Eiji Kariyada, Yuko Kato, Katsumi Suemitsu, Hironobu Tanigawa, Keizo Kinoshita, Sadahiko Miura, Nobuyuki Ishiwata, and Tadahiko Sugibayashi

# NEC Corporation

1120, Shimokuzawa, Chuo, Sagamihara, Kanagawa 252-5298, Japan Phone: +81-42-771-0631 E-mail: s-fukami@bu.jp.nec.com

# 1. Introduction

Embedding non-volatile RAM onto SoCs has attracted growing interest since further CMOS scaling will greatly increase power consumption. Magnetic random access memory (MRAM) is the most promising candidate due to its unique features such as non-volatility, high-speed operation, and unlimited read-write endurance. This paper describes our activities and future challenges with embedded MRAM technology.

# 2. 2T1MTJ cell structure

Among several MRAM cell structures, the 2T1MTJ cell [1] is desirable for high-speed applications because it requires no accurate current control (Table I). We have demonstrated 250-MHz [2] and 32-Mb [3] macros with 2T1MTJ cells, where writing was performed with a magnetic field [4]. For cost performance that is comparable or superior to existing memories such as eSRAM and eDRAM, reducing write-current to less than 0.2 mA is indispensable (Fig. 1). In this viewpoint, spin-transfer torque (STT) writing is promising. In particular, the domain wall (DW) motion cell is suitable since it fits well with the 2T1MTJ structure [5].

# 3. DW-motion MRAM

We found that, for DW-motion MRAMs, a perpendicular magnetic anisotropy (PMA) material is preferable to an in-plane magnetic anisotropy (IMA) material because it can achieve more efficient DW motion [6]. Figure 2 shows analytical and numerical calculation results of DW motion in IMA and PMA materials. The critical current density and critical field in PMA materials are one order of magnitude smaller and larger, respectively, than the IMA materials. Furthermore, despite an increase in critical field, the current density for PMA is constant [7]. These facts suggest that, with PMA, we can achieve small cell area with sufficient stability even for fine technology generations.

We confirmed excellent writing properties of DW-motion cells with PMA materials. Figures 3, 4, and 5 show the value of write-current, switching time, and thermal stability, respectively. In these experiments, Co/Ni laminated film was used as a PMA free-layer material. In Fig. 3, the write-current reaches less than 0.2 mA at a width of less than 100 nm [8]. Also, in Fig. 4, a switching time of less than 3 ns is obtained when  $\ell = 200$  nm, corresponding to more than 200-MHz operation when  $\ell < 100$  nm. In Fig. 5, the write-current is independent of thermal stability, in agreement with the theoretical analysis.

A typical DW-motion MRAM device structure is depicted in Fig. 6 [9]. The free layer consists of three regions: two fixed regions and one data region. For writing, we use a bidirectional current and move the DW in the data region. For reading, we use tunneling magnetoresistive (TMR) effect. With this cell structure, the cell size can be as small as  $12F^2$ .

We fabricated 4k-array samples (Fig. 7). An initializing technique to obtain a uniform magnetic state was developed (Fig. 8). Also, good reproducible switching was demonstrated (Fig. 9).

# 4. Future challenge

These technologies will provide us with zero standby power consumption SoCs. Figure 10 shows an overview of a future MRAM-embedded SoC, where 5T2MTJ [10], 9T8MTJ [11], and a magnetic flip-flop (F/F) cell [12] as well as a 2T1MTJ cell can replace all types of the memory and data F/F in SoCs.

# 5. Conclusions

The DW-motion MRAM with 2T1MTJ cell structure has potential to replace conventional embedded memories. We confirmed its basic properties. Our technology will enable zero standby power consumption SoCs.

### Acknowledgements

We thank Prof. T. Ono of Kyoto Univ. and Prof. Y. Nakatani of Univ. of Electro-Communications for their helpful advice. A portion of this work was supported by NEDO

### References

- [1] N. Sakimura et al., JSSC 42 (2007) 830.
- [2] N. Sakimura et al., ASSCC (2007) 216.
- [3] R. Nebashi et al., ISSCC (2009) 462.
- [4] S. Fukami et al., JAP 104 (2008) 113901.
- [5] H. Numata et al., VLSI Tech. (2007) 232.
- [6] S. Fukami et al., JAP **103** (2008) 07E718.
- [7] T. Suzuki et al., JAP 103 (2008)113913.
- [8] S. Fukami et al., APL 95 (2009) 232504.
- [9] S. Fukami et al., VLSI Tech. (2009) 230.
- [10] N. Sakimura et al., ASSCC (2008) 261.
- [11] R. Nebashi et al., ASSCC (2007) 220.
- [12] N. Sakimura et al., JSSC 44 (2009) 2244.









Fig. 1: Estimated cell area as a function of writecurrent ( $I_w$ ) for 2T1MTJ cell. The cell area is mostly proportional to the write-current and it become smaller than eDRAM when  $I_w < 0.2$  mA.



Fig. 2: Numerical and analytical calculation results for critical current density ( $j_c$ ) and critical field ( $H_c$ ) of DW-motion for PMA and IMA. PMA shows much smaller  $j_c$  and much larger  $H_c$ .



Fig. 5: Relation between  $I_{write}$  and  $H_c$  (a) and  $\Delta E/k_BT$  and  $H_c$ .  $I_{write}$  was independent of  $H_c$ , whereas  $\Delta E/k_BT$  was mostly proportional to  $H_c$ .



Fig. 7: Photograph and TEM image of 4k-array samples.



Fig. 8: MFM image of device array. Uniform state was achieved.

Fig. 9: Repeat test results of the device. Good reproducible switching and overwrite properties were achieved

Fig. 3: Dependence of writecurrent ( $I_{write}$ ) on width.  $I_{write} < 0.2$  mA when w < 100 nm.

200

Fig. 4: Switching probability as a function of voltage for different pulse durations. 3-ns switching corresponds to >200 MHz when L< 100 nm.







Fig. 10: Overview of an MRAM embedded SoC. All semiconductor memories and flip-flops can be replaced by MRAM cells with various cell structures.