A Survey of Cross Point Phase Change Memory Technologies

DerChang Kau

Intel Corporation

SC9-09, 2200 Mission College Blvd, Santa Clara, CA 95054 USA Tel:+1-408-765-0266 Email:DerChang.Kau@intel.com

Abstract

This survey reviews the current advances in phase change memory and the integrated selector. Among all the configurations, stackable thin-film cross point memory [1-3] deliver the densest array, therefore the most compact die size. Combining its attributes in cost, performance and reliability, cross point phase change technologies stimulate potential opportunities in computing memory hierarchy.

Introduction

In state of the art computing environments, the memory subsystem performance increases as it moves closer to processors. The relationship between cost and performance is imperative to the computing memory hierarchy, where bit capacity of each subsequent level of memory hierarchy increases by roughly one order of magnitude [4] (Table 1.)

Memory Subsystem	Normalized Parameters			
	Cost	Throughput	Latency	
On-chip SRAM	> 10	> 10	< 0.01	
Component DRAM	1	1	1	
SSD NAND	0.1	0.1	1,000	
Form factor HDD	< 0.01	< 0.01	> 100,000	

Table 1: Cost and Performance in computing memory hierarchy

The performance gap between DRAM and HDD is bridged by NAND flash based SSD.

DRAM latency will be sustained and throughput will improve with Moore's Law. Predictably, NAND will continue its cost per bit strength and maintain or improve performance relative to other memories in the hierarchy. Therefore, any disruptive memory innovation to challenge the incumbents must possess performance strength within a narrow cost window between NAND and DRAM. Among all the NVM innovations, PCM technology demonstrates its maturity, scalability and robustness in integration over the others. This survey reviews cross point PCM technology basics and benchmarks against DRAM and NAND.

Cross point Phase Change Memory Technologies

I. <u>Cell size and the choice of selector</u>: PCM arrays with different selectors have been disclosed. In a 1T1R configuration [5], the paired MOS selector limits the layout $\geq 8\lambda^2$. Using a crystalline bipolar selector [6-8], cell sizes could approach $\sim 5\lambda^2$; however, decoding CMOS circuits share the substrate with selectors, resulting in inefficient array. A self rectifying PCM [9] at $4\lambda^2$ can be implemented in a true cross point array; however, the small operating windows, the vulnerability to disturb and weak isolation between cells [10] pose a severe limitation in practice. Recent advances in two terminal thin film switches [1-3, 11, 12] enable $4\lambda^2$ cell. They are backend compatible and can be built

with multiple memory decks over CMOS circuits. The cost is expected fitting into the regime of interest.

II. Selector I-V phenomenology: Categorized by transport mechanisms, 3 types of the thin-film devices are classified. (1) PN junction diode [13] with rectifying switch: PN diode physics is well developed; the peak current density, pending on electronic diffusivity and leakage at reverse bias (~1pA/cell required for 10 Mb array) are below 10MA/cm². (2) Mixed ionic-electronic conductor (MIEC) [14, 15] with bidirectional switch: MIEC is a solid electrolyte device with one electrochemically inert interface as the anode. The conduction mechanisms are based on ionic transport in electrolyte, shunted with Schottky transport. When device is biased, ions are pulled to the cathode; it leaves negatively charged vacancy as acceptor close to the anode. The acceptor concentration is modulated by bias exponentially and results in a steady state current after ~100ns of forming. It takes ~200ns to self-dissolve. The reported peak current density is $> 50 \text{MA/cm}^2$ [3]. Due to bidirectional switch (see Section III and VI,) the leakage requirement of MIEC is more relaxed (3 decades higher) than that of a rectifier; ~1nA/cell at inhibiting bias point is able to support 10Mb array operations.

(3) Ovonic threshold (bidirectional) switch (OTS) [16]: The physics of OTS are fragmented [17-27]. This is partly due to the maturity of technology and the fact that device architecture has evolved over years. In addition, the conducting filaments exist only under high field in a transient of nano seconds [22, 28-30], thus equilibrium studies can be misleading. Fig.1 shows OTS quasi-static I-V characteristics. Below threshold, it exhibits a significant nonlinearity. It is Ohmic at low field and becomes exponential as field increases up to a threshold voltage. Device snaps back in Negative differential resistance (NDR) regime during switching. The ON-state exhibits high dynamic conductance with an offset. Current carrying capability matches PCM RESET requirement. Similar to MIEC, the maximum leakage allowance is ~1nA/cell at inhibiting bias point



Fig. 1 (a) Quasistatic IV curves of an OTS (b) DC subthreshold IV

III. <u>Array Operation</u>: The operating principles are based on selectors' I-V nonlinearity. A rectifying selector turns on one bit with forward bias and isolates others with reverse bias (Fig. 2a). With a bidirectional selector, subject to the potential drop at each cross points, the selected bit is triggered and the unselected bits are blocked (Fig. 2b).





IV. <u>READ</u>: To interrogate PCM state, both PN diode and MIEC are turned ON to sense the current level. With NDR in OTS, threshold demarcation is used for read. MLC feasibility is intuitively easier with a non-NDR selector while demarcation read with a NDR is faster.

V. WRITE: Sub-lithographic features have been deployed to reduce RESET current. However, manufacturing latitude of those innovations becomes increasing restricted as technology scales. Also, the RESET current is converging with various device structures anecdotally [31]. The role of interfacial layers will become prominent [32]. Due to PCM's crystallization and nucleation characteristics, SET cycle time ranges from sub 100ns to 1µs. The SET current is typically less than 1/2 of RESET current. In an integrated cell, selector becomes the liability to cycling degradation as program current density increases. Among them, OTS shares the matched physical and electrical properties of PCM and is deemed scaling coherently. PCM's high speed vitrification capability must not be hindered by the thin-film selector in series. The WRITE voltage is comparable among all reported thin film selectors.

VI. <u>Parastics</u>: The parasitic R and C consume operating energy therefore bandwidth. The displacement current is mainly dissipated on the intra layer capacitance when accessing the bit by swinging bit-line and word-line voltages. Rectifier based arrays swing full voltage and bidirectional selector based arrays swing less. When a MIEC or an OTS based array is accessed, subject to forward blocking bias, the deselected cells in the selected column and row will consume leakage but no consumption with the rest (majority) of the bits due to equal bias on the unselected columns and rows. In contrast, in a rectifier based PCM array, most of the deselected cells are reverse biased consuming leakage power. Parasitic leakage control is imperative in technology scaling, which impacts the sizes of array partition thus cost.

VII. <u>Reliability</u>: PCM cycling endurance is $> 10^9$ cycles. When integrated with selectors, due to stress tolerance subject to the thermal, chemical, mechanical and electrical properties, cycling life time of $\ge 10^6$ cycles are reported. Retention characteristics are supported by the fundamental physics of phase transformation and glass relaxation. With proper array biasing scheme design and operating voltage allocation, low operating disturbance can be achieved [29].

<u>Cross Point PCM in computing memory hierarchy</u> PCMS' [1] attributes are used to represent the class of cross point PCM technologies. Table 2 compares the attributes of PCMS projected to 34nm node against those of NAND [33] and DDR3 DRAM [34]. PCMS shares the similar cost of NAND. The access bandwidth is equal to or better than NAND's and the access latency is approaching to DRAM's. PCMS reliability is expected >100x better than NAND.

Memory		NAND MLC	PCMS	DRAM
Normalized Cost		0.1	0.1	1
Normalized	READ	1	1	
Energy	RESET	0.05	0.5	1
Bandwidth	SET*	>10	0.1	
Normalized	READ	1K	1	
Access	RESET	20K	3~5	1
Latency	SET*	60K	10	
Endurance (cycles)		10K	>1M	>1E15
Disturb (cycles)		10K	>1E12	N/A

Table 2: PCMS vs. NAND and DRAM

PCMS projection to 34nm is based on non-sublithographic architecture [31]. SET* is "Block Erase" for NAND.

Conclusion

Two-terminal thin-film switches enable area efficient PCM layout. Among them, OTS possesses the most compatible scaling attributes with PCM. Integrated with CMOS, PCMS is one of the most promising NVM technologies in scalability. There exists potential opportunities for PCMS in computing memory hierarchy for future random access memory and solid state storage applications.

References

- [1] DerChang Kau et.al., IEDM Technical Digest, p617, S27.1 (2009)
- [2] Y. Sasago, et.al., Symposium on VLSI Tech., p24, T2B-1 (2009)
- [3] K. Gopalakrishnan, et.al., Symposium on VLSI Tech., p205, T19-4 (2010)
- [4] Al Fazio, IEDM Technical Digest, p641, S27.7 (2009)
- [5] Y.N. Hwang, et.al., Symposium on VLSI Circuits, p173 (2003)
- [6] Fabio Pellizzer, et.al., Symposium on VLSI Technology, p122, (2006)
- [7] J.H. Oh, et.al., IEDM Technical Digest, S2.6 (2006)
- [8] Giorgio Servalli, *IEDM Technical Digest*, p113, S5.7 (2009)
- [9] Yi-Chou Chen *et.al.*, *IEDM Technical Digest*, S37.4 (2003)
- [10] Jiale Liang and H.-S. Philip Wong, Int. Interconnect Tech. Conf., S6.3 (2010)
- [11] Myoung-Jae Lee, et.al., IEDM Technical Digest, p771, S30.2 (2007)
- [12] Woo Young Park, et.al., Nanotechnology 21 (2010) 195201 (4pp)
- [13] C. T. Sah, R. N. Noyce, and W. Shockley, Proc. IRE, vol. 45, p. 1228, (1957)
- [14] Isaaki Yokota, J. Phys. Soc. Japan, v8, p595 (1953)
- [15] I. Riess, Solid State Ionics, v157, pp.1-17 (2003)
- [16] S. R. Ovshinsky, Phys. Rev. Lett., 21, pp.1450-1453 (1968)
- [17] Theodore Kaplan & David Adler, Appl. Phys. Lett., v.19, pp.418-420, (1971)
- [18] D.M. Kroll, Phys. Rev. B 9, pp.1669-1706, (1974)
- [19] D.M. Kroll, Phys. Rev. B 11, pp.3814–3821 (1975)
- [20] S.H. Lee & H.K. Henisch, Appl. Phys. Lett., v. 22 p.230 (1973)
- [21] D. Emin, C.H. Seager and R.K. Quinn, Phys. Rev. Lett., 28, p.813 (1972)
- [22] D. Adler, H. K. Henisch & Sir N. Mott, Rev. Mod. Phys., 50, pp209-220 (1978)
- [23] K.E. Petersen & D. Adler, J. Appl. Phys., 50 pp.5065-5072 (1979)
- [24] D Adler, MS Shur, M Silver & SR Ovshinsky, J. Appl. Phys., 51, 3289 (1980)
- [25] Daniele Ielmini, Phys. Rev. B, 78, 035308 (2008)
- [26] Victor G. Karpov, et.al., Appl.Phys. Lett., v90, 123504 (2007)
- [27] Andrea Redaelli, et.al., J. Appl. Phys., 103, 111101 (2008)
- [28] S. Lavizzari, et.al., IEDM Technical Digest, pp.215-218 (2008).
- [29] Ilya V. Karpov, et.al., Appl. Phys. Lett., 92, (2008)
 [30] Suyoun Lee, et.al., Appl. Phys. Lett., 96, 023501 (2010)
- [30] Suyoun Lee, et.al., Appl. Phys. Lett., 96, 023301 (2010)
- [31] Chung Lam, LEIT Workshop on Innovative Memory Technologies (2009)
- [32] David Kencke, et.al., IEDM Technical Digest, p323, S12.1 (2007)
 [33] Raymond Zeng et.al., Int. Solid-State Circuit Conf., p236, S13.1 (2009)
- [34] Micron Technology Inc., DDR3 SDRAM System-Power Calculator

^[34] Micron Technology Inc., DDR3 SDRAM System-Power Calculator http://www.micron.com/support/dram/power_calc.html