

A Practical Modeling Solution for Nanodevices with Strain Engineering

David Chen, Ryan Lee, U C Liu, Michael Yeh, Burnie Huang, M F Wang, G S Lin, M K Tsai, J H Lai, and C S Yeh

Modeling Division, Advanced Technology Development, United Microelectronics Corporation, Hsinchu, Taiwan.

Phone: +886-3-5782258, Fax: +886-3-5785076, e-mail: c_s_yeh@umc.com

Abstract

A compact model solution for modeling layout-dependent effects in CMOS nanotechnology with strain engineering is proposed. Strain engineering enhances device performance but causes significant layout-dependent effects, including poly spacing effect (PSE), boundary effect (BE), and neighboring diffusion effect (NDE). If these effects are not well modeled, pre-layout and post-layout simulations will have significant differences. Silicon verification based upon 40nm technology is demonstrated.

1. Introduction

Strain engineering, including dual stress liners (DSLs) and SiGe, is widely used to enhance carrier mobility in 40nm and beyond technologies applied in high-speed logic and mixed-signal chip design [1][2]. In DSL, a tensile contact etching stop layer (T-CESL) is used to enhance nMOS mobility and a compressive CESL (C-CESL) is used for pMOS mobility. SiGe is used to further enhance pMOS mobility. Combination of strain engineering and aggressive device scaling results in significant layout-dependent effects. Without proper modeling of these layout-dependent effects, differences between silicon data and model simulation can exceed 12%.

In this work, modeling equations for layout-dependent effects including PSE, BE and NDE with scalability in geometry and bias are proposed. Subcircuits are modeled for these equations in BSIM4 and verified in 40nm technology.

2. Modeling for Layout-Dependent Effects

TEM pictures and a brief description of the process flow used to fabricate the devices for device characterization and model development are shown in Fig. 1. DSLs are used for both nMOS and pMOS as CESL layers after the formation of gate poly, halo, source/drain, spacers and salicidation. Nominal gate length is 36nm in the drawn layer and 32nm in TEM for both nMOS and pMOS. SiGe is formed in the source/drain regions of pMOS. Development of modeling equations for PSE, BE, and NDE is focused on the improvement of existing equations for threshold voltage and mobility in BSIM4.

(A) PSE: This effect is mainly caused by the CESL for both nMOS and pMOS on the gate poly. Poly finger number and poly spacing affect device performance. Based upon the characterization, the first and the second poly have significant impact on device performance [3][4]. Fig. 2 shows the typical layout to define the instance parameters for the first poly. SGA1, SGA2, SGB1, SGB2, WGA1, WGA2, WGB1, and WGB2 are extracted from the GDSII database by LVS (layout versus schematic) to calculate the instance parameters SGA and SGB. The newly added modeling parameters for threshold voltage are SGAREF, SGBREF, XLSG, XWSG, KPVT0, LODKPETA0, KPETA0, LKPETA0, WKPETA0, PKPETA0, LKPVTH0, WKPVT0, LLODKPVTH, WLODKPVTH and PKPVTH0. For mobility, the newly added model parameters are KPU0, LKPU0, WKPU0, LLODKPU0, WLODKPU0, PKPU0, and TKPU0. Model equations and the new model parameters for the first poly are shown in Fig. 2. Based upon the device behavior check, the impact of the second poly on device performance is still significant and PSE model equations for the second poly are necessary. Fig. 3 shows the typical layout to define the instance parameters for the second poly. SG2A1, SG2A2, SG2B1, SG2B2, WG2A1, WG2A2, WG2B1, and WG2B2 are extracted from a GDSII database by LVS to calculate instance parameters SG2A and SG2B. PSE model equations for the second poly are similar to those of the first poly. The only difference is that the number "2" is added to every new model parameter of the first poly to become the new model parameters of the second poly.

(B) BE: This effect is also caused by CESL. The boundary of the tensile and compressive layers is defined by a well. Tensile (compressive) layers will have some impact on the nMOS (pMOS) close to the N-well (P-well). Fig. 4 shows the typical layout to define the instance parameters for BE. NBXA, NBXB, FNXA, FBXB,

NBYA, NBYB, FBYA and FBYB are the instance parameters for both x and y directions and are extracted by LVS. Threshold voltage and mobility model equations for the x direction are shown in Fig. 4. NBXAREF, NBXBREF, KDXVTH0, LKDXVTH0, WKDXVTH0, PKDXVTH0, LLODKDXVTH, WLODKDXVTH, KDXETA0, LKDXETA0, WKDXETA0, PKDXETA0, and LODKDXETA0 are new model parameters for threshold voltage. KDXU0, LKDXU0, WKDXU0, PKDXU0, LLODKDXU0, WLODKDXU0, TKDXU0, and KDXVSAT are new parameters for mobility. Model equations for the y direction are similar to those of the x direction; the only difference is that "X" is changed to "Y."

(C) NDE: Fig. 5 shows the typical layout to define the instance parameters for NDE. Instance parameters NDEXA1, NDEXA2, NDEXB1, and NDEX2 are for the x direction; NDEYA1, NDEYA2, NDEYB1 and NDEYB2 are for the y direction. Model equations for the x direction on the right side are shown in Fig. 5. New model parameters of threshold voltage are NDEXAREF, NDEXAVTH0, LNDEXAVTH0, WNDEXAVTH0, PNDEXAVTH0, LLODNDEXAVTH0, WLODNDEXAVTH0, NEDXAETA0, LNDEXAETA0, WNDEXAETA0, and PNDEXAETA0. New mobility parameters are NDEXAU0, LNDEXAU0, WNDEXAU0, PNDEXAU0, LLODNDEXAU0, WLODNDEXAU0, TNDEXAU0, NDEXAVSAT, LNDEXAVSAT, WNDEXAVSAT, and PNDEXAVSAT. For the y direction, model equations are similar to those in the x direction. The only difference is that "X" is replaced with "Y." Modeling of NDE needs to take into consideration the type of the neighboring diffusion. Fig. 6 defines the different modes for different combinations in both x and y directions.

3. Results and Discussion

Evaluation of model equations is focused on the variation of saturation current I_{ds} . Fig. 7 shows I_{ds} degradation versus SGA for the first poly in silicon and the PSE model. I_{ds} has 12% (5%) degradation for nMOS (pMOS) when SGA increases from 0.126 μ m to 0.288 μ m. Impact of the second poly on I_{ds} and model verification is shown in Fig. 8. I_{ds} has about 4.2% (4.2%) degradation for nMOS (pMOS) when SG2A increases from 0.306 μ m to 0.45 μ m. Model simulation results based upon the proposed PSE model equations for both the first and the second poly have excellent agreement with the measurement data. Fig. 9 shows I_{ds} variation versus spacing NBXA in the x direction. I_{ds} has 6.5% (8.5%) degradation for nMOS (pMOS) when NBXA increases from 0.171 μ m to 1.8 μ m. Fig. 10 shows I_{ds} variation versus NBYA. I_{ds} has 0.8% (-3%) variation for nMOS (pMOS) when NBYA increases from 0.072 μ m to 1.8 μ m. Fig. 9 and Fig. 10 demonstrate that BE modeling has excellent accuracy. Fig. 11 shows I_{ds} variation versus NDEX. I_{ds} has 1.8% (1.8%) degradation for nMOS (pMOS) with NDEXMOD = 1 (NDEXMOD = 3) when NDEX increases from 0.072 μ m to 1.8 μ m. Fig. 12 shows I_{ds} variation versus NDEY. I_{ds} has 2.5% (1.8%) degradation for nMOS (pMOS) with NDEYMOD = 3 (NDEYMOD = 1) when NDEY increases from 0.144 μ m to 1.8 μ m. Fig. 11 and Fig. 12 show that measurement data and the NDE model match well. Table 1 shows the model verification for ring oscillators INVERTER (inv, inv3), NAND (nd, nd3), and NOR (nr, nr3) with F.O. = 1 and 3. All effects, viz. LOD, WPE, PSE, BE, and NDE, are included. PSE, BE, and NDE have an 8% – 12% impact on circuit performance.

4. Summary

Model equations for layout-dependent effects including PSE, BE, and NDE caused by strain engineering are proposed and successfully verified. These model equations are set up as subcircuits in BSIM4. These significant effects should be included in the pre-simulation stage to optimize design efforts.

References

- [1]. P. R. Chidambaram, et. al., *IEEE T-ED*, vol. 53, pp. 944-964, 2008.
- [2]. S. S. Chung, et. al., *IEDM Tech. Dig.*, pp. 1-4, Dec. 2008.
- [3]. L. Ge, et. al., *Proc. SOI Conf.*, pp. 25-26, Oct. 2007.
- [4]. H. Tsuno, et. al., *Symp. VLSI Tech.*, pp. 204-205, June 2007.




Fig.1. A TEM result and brief process flow.




Fig.2. A typical layout to define instance parameters [3] and model equations of the first poly in PSE.




Fig.3. A typical layout to define instance parameters of the second poly in PSE.




Fig.4. A typical layout to define instance parameters and model equations of BE.




Fig.5. A typical layout to define instance parameters of NDE and model equations.




Fig.6. Different mode combination and setup for NDE modeling.




Fig.7. I_{ds} variation vs. SGA (first poly) for PSE characterization and model verification.




Fig.8. I_{ds} variation vs. SG2A (2nd Poly) for PSE characterization and model verification.




Fig.9. I_{ds} variation vs. NBXA for BE characterization and model verification.




Fig.10. I_{ds} variation vs. NBYA for BE characterization and model verification.




Fig.11. I_{ds} variation vs. NDEX for NDE characterization and model verification.




Fig.12. I_{ds} variation vs. NDEY for NDE characterization and model verification.

Table 1. Impact analysis for LOD, WPE, PSE, BE and NDE for circuit level.

unit: ps/stage	inv	inv3	nd	nd3	nr	nr3
WPE + LOD	3.89	5.72	8.16	11.92	9.97	11.92
All Effects	4.2	6.17	8.78	12.86	11.16	13.36
Difference	8%	7.88%	7.60%	7.90%	11.93%	12.20%

$W_n / W_p / L = 0.3\mu m / 0.5\mu m / 0.036\mu m$