

InP/InGaAs MOSFET with Back-Electrode Structure Bonded on Si Substrate Using a BCB Adhesive Layer

Toru Kanazawa, Ryousuke Terao, Yutaro Yamaguchi, Shunsuke Ikeda,
Yoshiharu Yonai, and Yasuyuki Miyamoto

Tokyo Institute of Technology, Department of Physical Electronics
2-12-1-S9-2 Ookayama, Meguro-ku, Tokyo 152-8552, Japan
Phone: +81-3-5734-2555, E-mail: kanazawa.t.aa@m.titech.ac.jp


1. Introduction

According to ITRS 2009, the drain current of MOSFET for high-performance logic circuits will reach around 2 A/mm after 2020 [1]. One way to achieve that requirement is to introduce high-mobility channel materials. III-V compound semiconductors such as InGaAs can potentially be introduced into LSI as n-channel materials because of their small electron effective mass and high mobility. Logic applications using III-V devices have already been studied. Conventional InP-based transistors with HEMT device structures have been fabricated [2]. Furthermore, III-V MOSFETs with high-k dielectrics have been studied [3]–[7]. Previously, we have reported III-V MOSFET operation on InP substrates [8]. However, to achieve Si integration and high-current operation, a device-layer transfer to Si and a backside fabrication process are desirable.

In this report, we demonstrate planar-type MOSFET with an InP/InGaAs/InP composite channel and a back-gate structure formed by wafer bonding on Si (100) substrate using a benzocyclobutene (BCB) adhesive layer.

2. Device Structure and Fabrication Process

A schematic image and the layer profiles of the DGFET fabricated in this study are shown in Fig. 1.



(b) Layer profiles of device and substrate
Fig. 1 Schematic device structure and layer profiles

We used 5-nm-thick InP/12-nm-thick In_{0.53}Ga_{0.47}As/5-nm-thick InP undoped composite channel structure to separate the electrons from a channel/dielectric interface to reduce the carrier scattering caused by roughness and trap charges. Non-alloy source/drain contact was formed by heavily doped ($\approx 5 \times 10^{19} \text{ cm}^{-3}$) InGaAs and Ti/Pd/Au contact metals. Back-gate stack existed below the channel and a source/drain and back-gate contact pad was fabricated on the upside. The length and width of the channel were 2 μm and 20 μm , respectively. The top/back-gate dielectrics were Al₂O₃. The thickness of the Al₂O₃ was 10 nm as a top-gate and 15 nm as a back-gate and these EOT were estimated about 4.5 nm and 6.8 nm, respectively ($\epsilon_r \approx 8.6\epsilon_0$). The device layers were grown on p-type InP substrate using metal organic vapor phase epitaxy (MOVPE). The 72-nm-thick n⁺-InGaAs contact layer was grown under the channel for the bonding process.

The fabrication process was as follows. First, the InP/InGaAs cap layers on the 5-nm-thick InP channel layer were removed by wet etching. An Al₂O₃ gate dielectric was deposited by atomic layer deposition after surface passivation using (NH₄)₂S for 10 min. A Cr 10 nm/Au 160 nm back-gate electrode was then deposited by electron beam evaporation. Next, the Si(100) substrate was cleaned using sulfuric peroxide mixture solution (H₂SO₄:H₂O₂ = 4:1) and SC1 solution (NH₄OH:H₂O₂:H₂O = 1:4:25). BCB was then spin coated on the Si substrate with surface activation and pre-curing was done in an N₂ oven at 50°C for 1 h. Next, the sample was bonded on the Si substrate coated by BCB with a bonding pressure of 12 N and a temperature of 130°C in a vacuum. After the heat bonding, the sample was baked at 250°C in an N₂ oven for 1 h. Then, the InP substrate was fully etched by HCl and the InGaAs/InP etch stop layers were also wet etched. The device layers were then isolated by wet etching to Al₂O₃ using citric acid:H₂O₂ = 1:1 and HCl:H₂O = 3:1. Next, contact n⁺-InGaAs on the intrinsic channel region was etched to the InP surface using a citric-acid solution. 10-nm-thick top-gate dielectric was deposited using a similar process to that at the back-gate and a Cr/Au electrode was formed. Then, post-metallization rapid thermal annealing was carried out in N₂ ambient at 350°C for 90 s. Finally, contact holes to the source/drain and back gate were formed by BHF etching of Al₂O₃ and Ti/Pd/Au was evaporated. A cross-sectional SEM image of the source region is shown in Fig. 2




Fig. 2 Cross sectional SEM image of bonding structure

3. I-V Characteristics

Figure 3 shows the I-V characteristics of MOSFET with only top-gate bias (V_{tg}) operation (the back-gate was floated) and dual-gate operation ($V_{tg} = \text{back-gate bias}$ (V_{bg})).




Fig. 3 I-V characteristics of fabricated MOSFET

The maximum drain current (I_d) at $V_{tg} = V_{bg} = 3$ V and the drain voltage (V_d) of 2 V was 880 mA/mm and the peak transconductance (g_m) was 450 mS/mm at $V_d = 2$ V in the dual-gate measurement. These values were higher than those for single-gate operation which had a similar performance to non-bonded devices: $I_d = 715$ mA/mm and $g_m = 280$ mS/mm. In particular, a clear enhancement in the g_m characteristics was achieved. A negative drain conductance

was observed in the saturation region at high gate voltagea (> 2 V). The on/off ratio of the MOSFETs was above 10^6 at $V_d = 2$ V.

The threshold voltage of the dual-gate mode operation shifted to positive compared with single-gate mode operation and enhancement mode operation was nearly obtained. From the resistance dependence on the channel length, the total series resistance was $0.75 \Omega\cdot\text{mm}$ and the sheet resistance was $373 \Omega/\text{square}$. The subthreshold slope was around 300 mV/dec and the drain-induced barrier lowering at $I_d = 0.1$ mA/mm was 296 mV/V. These values were not improved by the dual-gate operation; they might be restricted by the characteristics of the high-k/channel interface and the channel thickness.

4. Conclusion

We have reported InP/InGaAs/InP composite channel MOSFET with a Cr/Au back-gate structure on Si substrate using the BCB bonding process. In the I-V measurement of fabricated MOSFET with dual-gate operation mode, the maximum drain current at $V_{tg} = V_{bg} = 3$ V, $V_d = 2$ V was 880 mA/mm and the peak transconductance at $V_d = 2$ V was 450 mS/mm. The peak transconductance was 50% larger than that of only top-gate modulation alone. These results demonstrate the capability of Si integration and the backside fabrication process of thin-body III-V materials such as multi gate or field effect accumulation in the source backside.

Acknowledgements

The authors would like to thank Professor Emeritus K. Furuya, Professors T. Hashizume, S. Arai, and M. Asada, and Associate Professors M. Watanabe and N. Nishiyama for helpful discussions. This work was supported by the Ministry of Education, Culture, Sports, Science, and Technology of Japan.

References

- [1] ITRS 2009, Process Integration and Device Structures.
- [2] D. H. Kim and J. A. del Alamo, IEEE Trans. Electron Devices **55** (2008) 2546.
- [3] R. J. W. Hill, D. A. J. Moran, X. Li, H. Zhou, D. Macintyre, S. Thoms, A. Asenov, P. Zurcher, K. Rajagopalan, J. Abrokwaah, R. Droopad, M. Passlack, and I. G. Thayne, IEEE Electron Device Lett. **28** (2007) 1080.
- [4] Y. Xuan, Y. Q. Wu, and P. D. Ye, IEEE Electron Device Lett. **29** (2008) 294.
- [5] T. D. Lin, H. C. Chiu, P. Chang, L. T. Tung, C. P. Chen, M. Hong, J. Kwo, W. Tsai, and Y. C. Wang, Appl. Phys. Lett. **93** (2008) 033516.
- [6] U. Singisetti, M. A. Wistey, G. J. Burek, A. K. Baraskar, B. J. Thibeault, A. C. Gossard, M. J. W. Rodwell, B. Shin, E. J. Kim, P. C. McIntyre, B. Yu, Y. Yuan, D. Wang, Y. Taur, P. Asbeck, and Y.-J. Lee, IEEE Electron Device Lett. **30** (2009) 1128.
- [7] M. Yokoyama, T. Yasuda, H. Takagi, N. Miyata, Y. Urabe, H. Ishii, H. Yamada, N. Fukuhara, M. Hata, M. Sugiyama, Y. Nakano, M. Takenaka, and S. Takagi, Appl. Phys. Lett. **96** (2010) 142106.
- [8] T. Kanazawa, K. Wakabayashi, H. Saito, R. Terao, T. Tajima, Y. Miyamoto and K. Furuya, *Extended Abstracts of the 2009 International Conference on Solid State Devices and Materials* (2009) 175.