Recombination Model at Perimeter of Stacking Faults in 4H-SiC pin Diode with Forward Voltage Drift

Koji Nakayama^{1,3}, Yoshitaka Sugawara¹, Hidekazu Tsuchida², Chiharu Kimura³ and Hidemitsu Aoki³

¹Power Engineering R&D Center, The Kansai Electric Power Co., Inc.,

3-11-20 Nakoji, Amagasaki, Hyogo 661-0974, Japan

Phone: +81-6-6494-9700 E-mail: nakayama.koji@a3.kepco.co.jp

²Materials Science Research Laboratory, Central Research Institute of Electric Power Industry,

2-6-1 Nagasaka, Yokosuka, Kanagawa 240-0196, Japan

³Department of Electrical, Electronic and Information Engineering, Graduate School of Engineering, Osaka University, 2-1 Yamadaoka, Suita, Osaka 565-0871, Japan

1. Introduction

SiC possesses excellent electrical and physical properties and some high-voltage SiC bipolar devices offering performance have been developed. However, these SiC bipolar devices possess serious problems. One of them is a forward voltage $(V_{\rm F})$ drift problem, which is an increase in $V_{\rm F}$ drop during forward bias operation, due to expanded stacking faults (SFs) in the drift layer [1]. $V_{\rm F}$ drift results in increased electric power loss and subsequently higher temperatures for SiC bipolar devices, culminating in device destruction. Some epitaxial growth techniques have recently been developed in order to reduce SFs and thereby curtail $V_{\rm F}$ drift [2,3]. However, an ideal reduction is difficult [4]. Therefore, it is highly significant to investigate the $V_{\rm F}$ drift effect on the electrical characteristics. We reported the relation between the forward and the reverse recovery characteristics [5], but the mechanism has not been clarified yet.

In this paper, we investigated the relation between the forward and the reverse recovery characteristics of the pin diode with the $V_{\rm F}$ drift. Moreover, we propose the recombination model at the perimeter of the SFs.

2. Experimental Methods

2-1. Device Fabrication

Fig. 1 shows the device structure of the fabricated 4H-SiC pin diode with mesa-JTE (Junction Termination Extension). The drift layers were formed by epitaxial growth on the n-type 4H-SiC Si-face substrates off-angled by 8° toward <11-20>.



Fig. 1. Device structure of fabricated 4H-SiC pin diode with mesa-JTE.



Fig. 2. Typical (a) forward and (b) reverse recovery characteristics of fabricated pin Diode before and after stress.

2.2 Forward Characteristics of Fabricated pin Diode

The stress was conducted at 100 A/cm^2 for one hour. Fig. 2 (a) shows the typical forward characteristics of the fabricated pin diodes. The symbol ΔV_{F} represents the V_{F} difference at 100 A/cm^2 and at room temperature between before and after the stress.

2.3 Reverse Recovery Characteristics of Fabricated pin Diode

Fig. 2 (b) shows the typical reverse recovery characteristics of the fabricated pin diodes. The recovered charge (Q_{rr}) and the hole lifetime (τ_p) can be given by [6],

$$Q_{\rm rr} = \frac{1}{2} I_{\rm RP} t_{\rm rr} , \, \tau_{\rm p} = 2 \frac{I_{\rm RP}}{I_{\rm F}} t_{\rm rr} \,, \qquad (1)$$

where $I_{\rm RP}$ is the peak reverse recovery current, $t_{\rm rr}$ is the reverse recovery time and $I_{\rm F}$ is the conducting current under forward bias. The symbol $\Delta \tau_{\rm p}$ represents the $\tau_{\rm p}$ absolute difference between before and after the stress.

3. Results and Discussions

3.1 Forward and Reverse Recovery Characteristics

Fig. 3 shows the dependence of $\Delta \tau_{\rm p}$ on $\Delta V_{\rm F}$ of the fabricated pin diodes. $\Delta \tau_{\rm p}$ increases with an increase in $\Delta V_{\rm F}$. The solid lines show the relations calculated by using the method in the next section.

The $V_{\rm F}$ drift is caused by an expansion of the SFs cre-

ated by the penetration of basal plane dislocations (BPDs) into the drift layer. The SFs in the drift layer of the pin diode with $V_{\rm F}$ drift reduce the carrier lifetime, and the SFs create barriers for the flow of current in the drift layer of the pin diode [1]. The current flow areas in the device are remarkably narrowed by expansion of the SFs, and $V_{\rm F}$ increases. On the other hand, $\tau_{\rm p}$ does not depend on a current flow area from Equation (1). Nevertheless, the pin diodes with $V_{\rm F}$ drift have fast turn-off characteristics as compared with these before the stress.



Fig. 3. Dependence of $\Delta \tau_{\rm p}$ on $\Delta V_{\rm F}$ of fabricated pin diodes.

3.2 Recombination at Perimeter of SFs

As recombination occurs at the perimeter and the bulk of the pin diode, the minority carrier lifetime (τ_0) calculated from reverse recovery characteristics can be given by [7],

$$\frac{A}{\tau_0} = \frac{A}{\tau_{\text{bulk}}} + s_{\text{P}}P,$$
(2)

where τ_{bulk} is the intrinsic hole lifetime determined by bulk recombination, s_{P} is the surface recombination velocity at the perimeter of the pin diode, *A* and *P* are the area and the perimeter of the pin diode, respectively, as shown in Fig. 4 (a).



Fig. 4. Typical distribution images of SFs in drift layer (a) before and (b) after stress.

 $\tau_{\rm p}$ of the pin diode with $V_{\rm F}$ drift becomes small as compared with that before the stress, therefore we assumed that the recombination at the perimeter of the SFs could not be ignored. Under assumption of the recombination at the perimeter of the SFs, the minority carrier lifetime ($\tau_{\rm l}$) of the pin diode with $V_{\rm F}$ drift can be given by,

$$\frac{A - A_{\rm SF}}{\tau_{\rm 1}} = \frac{A - A_{\rm SF}}{\tau_{\rm bulk}} + s_{\rm P} P' + s_{\rm SF} L_{\rm SF} , \qquad (3)$$

where P' is the effective perimeter of the pin diode without existing the SFs, s_{SF} is the surface recombination velocity at the perimeter of the SFs, A_{SF} and L_{SF} are the total amount of area and the perimeter of the SFs, respectively, as shown in Fig. 4 (b).

By using Equation (2) and Equation (3), it can be shown that,

$$\alpha = \frac{1}{\tau_{\text{bulk}}} \beta - s_{\text{SF}}, \qquad (4)$$

where,

$$\alpha = \frac{A_{\rm SF}}{L_{\rm SF}} \left[\frac{A_{\rm SF}}{A} \left(\frac{1}{\tau_0} \frac{P'}{P} - \frac{1}{\tau_1} \right) + \frac{1}{\tau_1} \right],\tag{5}$$

$$\beta = \frac{A_{\rm SF}}{L_{\rm SF}} \left[1 + \frac{A_{\rm SF}}{A} \left(\frac{P'}{P} - 1 \right) \right]. \tag{6}$$

Overlaps of the SFs could not be ignored in the actual devices, therefore α and β calculated from τ_0 , τ_1 and ΔV_F by using Monte-Carlo Method. Fig. 5 shows the dependence of α on β of the fabricated pin diodes. The clear dependence revealed that the τ_p shortened by the recombination at the perimeter of the SFs.



Fig. 5. Dependence of α on β of fabricated pin diodes.

4. Conclusions

The recombination model at the perimeter of the SFs was proposed. It was revealed that the τ_p shortened by the recombination at the perimeter of the SFs.

References

- [1] H. Lendenmann, et.al., Mater. Sci. Forum 353-356 (2001) 727.
- [2] J. Sumakeris, et.al., Mater. Sci. Forum 457-460 (2004) 1113.
- [3] K. Nakayama, et.al., Proc. the 16th ISPSD (2004) 357.
- [4] Y. Sugawara, et.al., Proc. the 19th ISPSD (2007) 273.
- [5] K. Nakayama, et.al., Mater. Sci. Forum 527-529 (2006) 1359.
- [6] B. J. Baliga, MODERN POWER DEVICES (1987) 411.
- [7] P. G. Neudeck, J. Electronic Materials 27, No.4 (1998) 317