Modeling of RESURF LDMOS for Accurate Prediction of Junction Condition on Device Characteristics

1. Introduction

It is known that the laterally diffused MOS (LDMOS) is becoming increasingly important in high-power and high-voltage applications [1], where HiSIM-HV was selected as the standard model for circuit simulation by Compact Model Council. Fig. 1 shows a cross-section of a typical n-type structure called the Reduced Surface Field (RESURF) LDMOS [2]. As can be seen, a specific feature of the RESURF LDMOS is the lightly doped n-type drift region fabricated on the p-type Si substrate. Since the impurity concentration of the drift region fabricated on the p-type Si substrate. Since the impurity concentration of the drift region fabricated on the p-type Si substrate is low, the breakdown voltage is affected by the junction condition at the drift/substrate region. Because the drift resistance and impact-ionization current are strongly influenced by the depletion width extended from the junction into the drift region.

It is our purpose to extend HiSIM-HV to reproduce measured I-V characteristics of the RESURF LDMOS for any junction condition. For the purpose we have investigated the substrate voltage dependence of the I-V characteristics instead of investigating different junction profiles. The high accuracy of the developed model has been proved, which enables the device optimization.

2. Model Development of RESURF LDMOS

Fig. 2 shows an enlarged cross-section of the drift region denoted by a square in Fig. 1. The depletion width $W_{dep}$ at the drift/substrate junction is dependent on $N_{over}$ and the impurity concentration in the substrate $N_{sub}$ as

$$W_{dep} = \alpha \sqrt{V_{SUB} - V_{sub}}$$  

where \(\alpha = \frac{2\varepsilon_r \varepsilon_{0}}{q} \frac{N_{sub}}{N_{over}^{2/3}} \)  

where, $V_{SUB}$ is the built in potential at the junction, and $V_{sub}$ is the substrate voltage. Since $N_{over}$ is low, $W_{dep}$ extends deeply into the drift region. This extension increases the resistance in the drift region, which is modeled as [3]

$$R_{drift} = R_{drift0} \left( \frac{L_{drift}}{DDrift - W_{dep}} \right)$$  

where, $R_{drift0}$ is the resistance without the RESURF junction. Simulation results with HiSIM-HV are compared with 2D-device simulation results in Fig. 3a. Deviation of HiSIM-HV results increases as $V_{sub}$ and $V_d$ increase. With increased $V_{sub}$, $W_{dep}$ increases as depicted in Fig. 2b. Thus the drain bias dependence of the depletion width must be considered to improve the deviation. $W_{dep}$ at position $y$ in the drift region is written as

$$W_{dep}(y) = \alpha \sqrt{V_{SUB} + V(y) - V_{sub}}$$  

where, $V(y)$ is the potential value in the drift region at position $y$. The integration of Eq. (4) along the drift region results in

$$\int W_{dep}(y) dy = V_d$$  

where $V_{d}$ is the inner potential node determined in HiSIM-HV. To integrate the equation into HiSIM-HV, averaging of $W_{dep}$ is required. For the purpose the Taylor expansion is applied to simplify the power function, and up to the second term is considered. The equation within the large brackets is reduced to

$$\sqrt{V_{SUB} + V_d - V_{sub}}$$  

If a linearly increasing potential $V(y)$ is assumed, the averaged depletion with is written as

$$W_{dep} = \sqrt{V_{SUB} + V_d - V_{sub}}$$  

This simplified equation includes two major approximations, namely a steep and linear potential distribution. To compensate the approximations we introduce model parameters and also the average potential value along the drift region as

$$W_{dep} = \alpha \sqrt{V_{SUB} + RDV_{SUB} \cdot V_d - RDV_{SUB} \cdot V_{sub}}$$  

where, $RDV_{SUB}$ and $RDV_{SUB}$ are model parameters. The simulation result including the $V_d$ effect is compared in Fig. 3b, resulting in good agreement with 2D-device simulation results for wide range of $V_{sub}$ variation.

3. Inclusion of Impact Ionization Effect

Till now no impact ionization effect is considered in the modeling. However, the impact ionization is unavoidable for HV-MOSFETs, which occurs mostly in the drift region for high $V_d$ values. The feature of the impact ionization current occurs in the drift region is an exponentially increasing function of $V_d$. However, the exponential current increase is strongly suppressed due to the storage of generated charges under the overlap region (see Fig. 4) [4]. This effect is called the expansion effect [5]. As shown in Fig. 5, the effect is sensitive to the RESURF condition. The reason is that the expansion effect is caused by the
high resistance effect in the drift region, which is enhanced in the RESURF LDMOS by extension of the depletion width. To model the enhancement, the depletion width increase is included in addition to the charge storage under the overlap region. The calculation results are depicted in Fig. 6 in comparison to measurements.

4. Conclusion

The compact model for high-voltage MOSFETs HiSIM HV was extended to provide the optimization capability for the RESURF LDMOS. The model considers the influence of the dynamically varying depletion width at the drift/substrate junction, causing the resistance modification of the high resistive drift region. The model was proved to reproduce the wide range of the $I-V$ characteristic variations including the enhanced expansion effect.

5. References