

Study of the CeO₂/HfO₂/InAs metal-oxide-semiconductor capacitors with different post-deposition-annealing temperatures

Tin-En Shie¹, Chia-Hua Chang¹, Yueh-Chin Lin¹, K. Kakushima², H. Iwai², Po-Ching Lu¹, Ting-Chun Lin¹, Guan Ning Huang¹ and Edward Yi Chang^{1*}

¹ National Chiao-Tung University, Hsinchu, Taiwan, R.O.C.,
Department of Materials Science and Engineering

Tel : 886-3-5712121 ext.31536, Fax : 886-3-5745497, Email : edc@mail.nctu.edu.tw

² Tokyo Institute of Technology, Tokyo, Japan

1. Introduction

III-V based metal-oxide-semiconductor field-effect transistors (MOS-FET) have great potential to meet the high performance requirements for due to their high mobility in comparison with silicon. There have been numerous efforts to develop MOS devices on GaAs and InGaAs. However, InAs, known as extremely high mobility and high saturation velocity channel material[1] is probably the best candidate for low power and high speed logic application. But, unlike SiO₂ on Si substrate, there were no stable native dielectrics on III-V compound semiconductor. Various high-k gate dielectrics have been demonstrate on III-V MOSFETs with high drive current density, including MBE growth Ga₂O₃ or Gd₂O₃ on GaAs and InGaAs materials[2]. Recently, HfO₂ with dielectric constant of 25 and energy bandgap of 5.3eV and CeO₂ with high dielectric constant (23–52) and moderate bandgap (3.0–3.6 eV) have attracted a great of interest from industries as the alternative to conventional SiO₂ gate dielectrics[3]. In this work, we investigate the n-InAs with CeO₂/HfO₂ two layers dielectric MOS capacitor to show the better characteristics.

2. Experiment

The device structures of the MOS capacitors under study are shown in Fig. 1. 10nm n-doped $5 \times 10^{17} \text{cm}^{-3}$ In_{0.53}Ga_{0.47}As, 3nm n-doped $5 \times 10^{17} \text{cm}^{-3}$ In_{0.7}Ga_{0.3}As and 5nm n-doped $5 \times 10^{17} \text{cm}^{-3}$ InAs were sequentially grown on n⁺ InP substrate by molecular beam epitaxy (MBE). High-k dielectric layer of 15nm HfO₂ and 10nm CeO₂/5nm HfO₂ were deposited on n-InAs respectively by MBE to form the MOS capacitors. For HfO₂/InAs device, a 400~550°C post deposition annealing (PDA) was performed. For CeO₂/HfO₂/InAs device, after RTA annealing, CeO₂ was grown on HfO₂ followed by 400°C PDA temperature. Finally, W metal was deposited on the dielectric as the gate metal and Au was deposited on the backside of the n+ InP substrate for Ohmic contact for all devices.

3. Results and discussion

Figure 2 shows the C-V characteristics of the CeO₂/HfO₂/InAs MOS capacitor with different HfO₂/InAs PDA temperatures. The capacitors demonstrated strong inversion at 1MHz mainly due to the short lifetime, the higher mobility of the charge in the inversion layer and the high thermal generation rate for InAs material. On the other

hand, the C-V characteristics in Figure 2 show the increase of the PDA temperature will increase the capacitance value. However, too higher PDA temperature will cause capacitance value decrease dramatically. The capacitance change varies with PDA temperature can reduce native oxide on HfO₂/InAs interface. However, when PDA temperatures was high than 500°C the crystallization of HfO₂ will occur which will provide leakage paths and bulk oxide trap charge will increase. Figure 3 shows the CeO₂/HfO₂/InAs C-V characteristics compared with single layer HfO₂/InAs C-V characteristics. The C-V curve demonstrates the high accumulation capacitance value for CeO₂/HfO₂/InAs compared to HfO₂/InAs. The increase capacitance value was due to that CeO₂ has higher dielectric constant than HfO₂. We can also see that the CeO₂/HfO₂/InAs has distinct inversion and accumulation behaviors compare to the HfO₂/InAs. From the C-V curve accumulation region, the EOT value for CeO₂/HfO₂/InAs is 2.5nm and for HfO₂/InAs is 5.6nm. The more than two times capacitance illustrates that combining the higher dielectric constant materials like CeO₂ with HfO₂ can improve the device performance. In addition, figure 4 show the very low leakage current of CeO₂/HfO₂/InAs. This is also an important parameter for MOS devices.

4. Conclusion

We have fabricated CeO₂/HfO₂/InAs two layers high-k dielectric MOS capacitor. The device shows the good C-V characteristics and much higher capacitance value than HfO₂/InAs. It is an attractive candidate for high performance low power logic device applications.

Acknowledgements

The authors would like to be very thankful to the Ministry of Education and the National Science Council of the Republic of China for supporting this research under the contract: 98-2923-E-009-002-MY3 and 97-2221-E-009-156-MY2.

References

- [1] Hyoungh-Sub Kim, I. Ok, M. Zhang, F. Zhu, S. Park, J. Yum, H. Zhao, Jack C. Lee, Prashant Majhi, N. Goel, W. Tsai, C. K. Gaspe, and M. B. Santos, Appl. Phys. Lett. **93**, (2008) 062111.
- [2] M. Passlack, N. Medendorp, R. Gregory, and D.

Braddock, Appl. Phys.Lett. **83**, (2003) 5262.

[3] Fu-Chien Chiu and Chih-Ming Lai, Journal of Physics D, **43**, (2010) 075104

50nm W	50nm W
15nm HfO₂	10nm CeO₂
	5nm HfO₂
5nm n-InAs	5nm n-InAs
n-In_{0.7}Ga_{0.3}As	n-In_{0.7}Ga_{0.3}As
n-In_{0.53}Ga_{0.47}As	n-In_{0.53}Ga_{0.47}As
n⁺-InP	n⁺-InP
50nm Au	50nm Au

Fig. 1 The device structures of 15nm HfO₂/InAs and 10nm-CeO₂/5nm-HfO₂/InAs capacitors.




Fig. 2 The C-V characteristics of CeO₂/HfO₂/InAs with different HfO₂/InAs PDA temperatures.




Fig. 3 The C-V curves of CeO₂/HfO₂/InAs and HfO₂/InAs at the same HfO₂/InAs 500°C PDA temperature.




Fig. 4 The gate leakage current of CeO₂/HfO₂/InAs with different HfO₂/InAs PDA temperatures before CeO₂ deposition.