

# Electric properties of SONOS memories with embedded silicon nanocrystals in nitride

Meng-Chien Hsieh, Tsung-Yu Chiang, Hua-An Dai, Chi-Ching Chen, Chen-Hao Chiang, Jia-Feng Wang, Yan-Jiun Lin, Ji-Ying He, Yan-Ning Chen, Tien-Sheng Chao, and Jenn-Fang Chen

Department of Electrophysics, National Chiao Tung University, Hsinchu, Taiwan 30050, Republic of China

Phone: +886-3-5712121 ext. 56152 E-mail: markvipmail@yahoo.com.tw

## Abstract

This study investigates the electrical properties of SONOS memories with embedded silicon nanocrystals (Si-NC) in nitride. The interface states at the SiO<sub>2</sub>/Si-substrate interface are identified by experiment and simulation. Embedded Si-NCs in nitride are confirmed as a formation of Si-quantum dots in nitride. The Si-NCs form quantum confined states above their conduction band (CB). The electron capture time of the Si-quantum dots states is increased during programming carriers. This mechanism reveals that the Si-quantum dots states are effortless to program, and that the electrons on these states after programming can be reserved more easily.

## Introduction

Metal-oxide-semiconductor (MOS) memories with embedded Si-NCs and silicon-oxide-nitride-oxide-silicon (SONOS) nonvolatile memories have recently attracted considerable attention because of their feasibility to overcome the limitations of conventional polycrystalline-silicon-based floating-gate memories [1]-[3]. Our previous works successfully demonstrated SONOS memories with embedded Si-NCs in silicon nitride [4]-[5]. This novel structure exhibits excellent characteristics in terms of larger memory windows, lower operation voltage, high P/E speed, and longer retention time. Nevertheless, the fundamental electric properties of this structure remain unknown.

## Experiments

Figure 1 presents the device structure of the investigated samples. The SONOS memories with embedded Si-NCs are formed by *ex situ* deposition in nitride. Detailed growth conditions can be found elsewhere [4]-[5]. A series of various Si-NC size (no Si-NC (no\_dot), small Si-NCs (small\_dot), and large Si-NCs (dot)) are investigated in this work. The formation of Si-NCs was confirmed by atomic force microscopy [4].

## Results and Discussion

Figure 2 shows the capacitance-voltage (C-V) spectra (dashed line) of, and the corresponding simulation results (solid line) for, the investigated samples ((a) no\_dot, (b) small\_dot, and (c) dot). All of these samples have an additional capacitance peak in the positive bias region. The additional capacitance peak originates from the interface states at the SiO<sub>2</sub>/Si-substrate interface. The fundamental parameters (Dit (interface state density) and N<sub>QSS</sub> (fixed oxide charges)) can be extracted by C-V simulation. The energy distributions of interface state density in the silicon band gap are extracted from C-V simulation, as shown in Fig. 3. These energy distributions are consistent with the previous non-annealing results [6]. The N<sub>QSS</sub> are increased during the formation of Si-NCs. This result suggests that the embedded Si-NCs increase the number of trapping states in the oxide region, and trapping states are increased through enlarging the Si-NC size. Admittance spectroscopy was performed on these samples to investigate the emission time of the interface states. Figure 4 shows the temperature-dependent capacitance-frequency (C-F) spectra at bias of the additional capacitance maximum peak ((a) 2 V for no\_dot, (b) 1.8 V for small\_dot, and (c) 1.4 V for dot), and other biases of the additional capacitance peak exhibit the same temperature-dependent behavior. The dependence of the inflection frequency on temperature yields an activation energy (E<sub>a</sub>) and a capture cross section (σ), as indicated in Table 1 (E<sub>a</sub>, σ, and E<sub>a</sub> from simulation). The similarity between the experimental activation energy and the simulated value at small bias confirms that the additional capacitance peak originates from the interface states at the SiO<sub>2</sub>/Si-substrate interface. The discrepancy at large bias is caused by the phonon-assisted tunneling in a large electric field [7], as shown in Fig. 5.

Deep-level transient spectroscopy (DLTS) is applied in further investigation of the trapping states in the oxide region. Figure 6 shows the bias-dependent DLTS spectra of the investigated samples ((a) no\_dot, (b) small\_dot, and (c) dot). All of these samples have an apparent peak (E<sub>i</sub>). The dot-sample has an additional peak (E<sub>d</sub>) as the bias is swept from 2 to 3 V, as shown in Fig. 6 (c) (indicated by an arrow). According to the bias, emission time, and activation energy, the electric state of the apparent peak

(E<sub>i</sub>) originates from the interface state, which was analyzed above. Thus, the additional peak (E<sub>d</sub>) of the dot-sample originates from the trapping states in the oxide region. Since these trapping states are not observed in the no\_dot-sample, they are related to Si-NCs. These trapping states are examined in detail by simulating the band structure. Table 2 shows the activation energy (E<sub>a</sub>) and capture cross section (σ) that were obtained from these trapping states by DLTS; the band structure simulation is based on the biases that were applied in this experiment. Figure 7 shows the simulated band structure for (a) V<sub>G</sub> = -2.24 V (flat-band voltage) and (b) V<sub>G</sub> = 1.8 V. This simulated band structure reveals that the Fermi level is close to Si-NCs when the trapping states are measured. This result demonstrates that the signal of the trapping states is produced by the Si-NCs. The simulation of the band structure reveals other important mechanisms. At applied biases of 2 V to 3.5 V, the Fermi level is swept through the CB of Si-NCs. This consequence reveals that the Si-NCs form quantum confined states above the CB of Si-NCs, and the trapping states below the CB of Si-NCs are probably the localized states that are produced by the composition fluctuation of Si-NCs. The above results demonstrate that embedded Si-NCs in nitride act as a formation of Si-quantum dots in nitride.


Programming carriers is applied to understand the variation of electric properties after "WRITE" operation. Figure 8 shows the DLTS spectra of the dot-sample under three conditions ((a) no-programmed, (b) less-programmed, and (c) programmed). Excluding the voltage shift, the properties (activation energy and capture cross section) of the SiO<sub>2</sub>/Si-substrate interface states remain almost unchanged, as indicated in Table 3. Therefore, the time constant of the interface states at the SiO<sub>2</sub>/Si-substrate is fixed to observe the time constant of the Si-quantum dots states. The time constant of the Si-quantum dots states increases during programming carriers, as shown in Fig. 8 (indicated by an arrow), leading to the increase of the activation energy, as indicated in Table 4. Based on DLTS theory [8], the peak of the Si-quantum dots states originates from the hole emission or the electron capture. According to the simulation of the band structure, the peak of the Si-quantum dots states originates from the electron capture, and the time constant corresponds to the capture time of these states. The increase of the activation energy during programming carriers suggests that the electrons cannot easily be transported into Si-quantum dots states after programming carriers, and that the electrons on Si-quantum dots states also cannot easily be transported into the Si-substrate CB. Based on this mechanism, the Si-quantum dots states can be effortlessly programmed (~330 meV), and the electrons on these states after programming can be reserved more easily (~430 meV).

## Conclusions


This study elucidates the fundamental electric properties of SONOS memories with embedded Si-NCs in nitride. Initially, the interface states at the SiO<sub>2</sub>/Si-substrate are identified by experiment and simulation. Embedded Si-NCs in nitride are confirmed as a formation of Si-quantum dots in nitride. The electron capture time of the Si-quantum dots states is increased during programming carriers. This mechanism suggests that the electrons on these states can be reserved more easily after programming.

## References


- [1] J. De Blauwe, *IEEE Trans. Nanotechnol.*, vol. 1, no. 1, pp. 72-77, Mar. 2002.
- [2] P. Xuan, M. She, B. Harteneck, A. Liddle, J. Bokor, and T.-J. King, in *IEDM Tech. Dig.*, 2003, pp. 609-613.
- [3] R. Ohba, N. Sugiyama, K. Uchida, J. Koga, and A. Toriumi, *IEEE Trans. Electron Devices*, vol. 49, no. 8, pp. 1392-1398, Aug. 2003.
- [4] M. C. Liu, T. Y. Chiang, P. Y. Kuo, M. H. Chou, Y. H. Wu, H. C. You, C. H. Cheng, S. H. Liu, W. L. Yang, T. F. Lei, and T. S. Chao, *2008 Semicond. Sci. Technol.* **23** 075033.
- [5] T. Y. Chiang, T. S. Chao, Y. H. Wu, and W. L. Yang, *IEEE Trans. Electron Devices*, vol. 29, no. 10, pp. 1148-1151, Oct. 2008.
- [6] J. L. Autran, F. Seigneur, C. Plossu, and B. Balland, *J. Appl. Phys.* **74**, 3932 (1993).
- [7] G. Vincent, A. Chantre, and D. Bois, *J. Appl. Phys.* **50**, 5484 (1979).
- [8] D. V. Lang, *J. Appl. Phys.* **45**, 3023 (1974).




**Fig. 1** The device structure of investigated samples.




**Fig. 2** The C-V spectra (dashed line) and the corresponding simulation results (solid line) of (a) no\_dot, (b) small\_dot, and (c) dot sample.




**Fig. 3** The energy distributions of interface state density in silicon band gap.




**Fig. 5** The simulation of phonon-assisted tunneling for no\_dot sample under large electric field.




**Fig. 4** The temperature-dependent C-F spectra at (a) 2 V for no\_dot sample, (b) 1.8 V for small\_dot sample, and (c) 1.4 V for dot sample.



**Fig. 6** The bias-dependent DLTS spectra of (a) no\_dot, (b) small\_dot, and (c) dot sample.



**Fig. 7** The bandstructure simulation of (a)  $V_G = -2.24$  V (flat-band voltage) and (b)  $V_G = 1.8$  V.



**Fig. 8** The DLTS spectra of dot-sample under (a) no-programmed, (b) less-programmed, and (c) programmed.

SiO <sub>2</sub> /Si-substrate interface peak											
no_dot sample				small_dot sample				dot sample			
Bias(V)	Ea(eV)	$\sigma$ (cm <sup>2</sup> )	Ea(eV) sim.	Bias(V)	Ea(eV)	$\sigma$ (cm <sup>2</sup> )	Ea(eV) sim.	Bias(V)	Ea(eV)	$\sigma$ (cm <sup>2</sup> )	Ea(eV) sim.
1.2	0.457	$6.5 \times 10^{-17}$	0.399	1.2	0.47	$8.1 \times 10^{-17}$	0.45	1.2	0.503	$5.58 \times 10^{-16}$	0.479
1.4	0.476	$8.7 \times 10^{-17}$	0.439	1.4	0.519	$6.74 \times 10^{-16}$	0.489	1.4	0.469	$1.3 \times 10^{-16}$	0.52
1.6	0.493	$1.23 \times 10^{-16}$	0.48	1.6	0.57	$3.2 \times 10^{-15}$	0.529	1.6	0.512	$4.7 \times 10^{-16}$	0.562
1.8	0.497	$1.19 \times 10^{-16}$	0.524	1.8	0.588	$4.88 \times 10^{-15}$	0.571	1.8	0.539	$4.51 \times 10^{-16}$	0.605
2	0.502	$1.2 \times 10^{-16}$	0.57	2	0.597	$6.08 \times 10^{-15}$	0.614	2	0.534	$3.2 \times 10^{-16}$	0.65
2.2	0.505	$1.14 \times 10^{-16}$	0.617	2.2	0.638	$2.23 \times 10^{-14}$	0.659	2.2	0.536	$2.77 \times 10^{-16}$	0.697
2.4	0.508	$1.09 \times 10^{-16}$	0.666	2.4	0.602	$6.02 \times 10^{-14}$	0.705	2.4	0.537	$2.42 \times 10^{-16}$	0.745
2.6	0.506	$8.7 \times 10^{-17}$	0.717	2.6	0.596	$4.46 \times 10^{-15}$	0.752	2.6	0.54	$2.27 \times 10^{-16}$	0.794
2.8	0.518	$1.11 \times 10^{-16}$	0.769	2.8	0.609	$5.84 \times 10^{-15}$	0.801	2.8	0.543	$2.14 \times 10^{-16}$	0.845
3	0.51	$7.1 \times 10^{-17}$	0.823	3	0.604	$4.24 \times 10^{-15}$	0.852	3	0.543	$1.81 \times 10^{-16}$	0.897
3.2	0.52	$8.1 \times 10^{-17}$	0.879	3.2	0.629	$8.3 \times 10^{-15}$	0.903	3.2	0.547	$1.71 \times 10^{-16}$	0.95
3.4	0.519	$6.4 \times 10^{-17}$	0.935	3.4	0.588	$1.93 \times 10^{-15}$	0.955	3.4	0.587	$4.93 \times 10^{-16}$	1.001

**Table 1** Comparisons of Ea from C-F measurement,  $\sigma$  from C-F measurement, Ea from simulation.

Si-NCs related peak		
Bias(V)	Ea(eV)	$\sigma$ (cm <sup>2</sup> )
1.5V / 2V	0.338	$1.26 \times 10^{-17}$
2V / 2.5V	0.334	$2.31 \times 10^{-18}$
2.5V / 3V	0.319	$7.91 \times 10^{-19}$
3V / 3.5V	0.337	$7.84 \times 10^{-19}$

**Table 2** Comparisons of Ea and  $\sigma$  from DLTS measurement.

no-programmed			less-programmed		
Bias(V)	Ea(eV)	$\sigma$ (cm <sup>2</sup> )	Bias(V)	Ea(eV)	$\sigma$ (cm <sup>2</sup> )
1.5V / 2V	0.338	$1.26 \times 10^{-17}$	6V / 6.5V	0.370	$2.09 \times 10^{-17}$
2V / 2.5V	0.334	$2.31 \times 10^{-18}$	6.5V / 7V	0.363	$6.88 \times 10^{-18}$
2.5V / 3V	0.319	$7.91 \times 10^{-19}$	programmed		
3V / 3.5V	0.337	$7.84 \times 10^{-19}$	Bias(V)	Ea(eV)	$\sigma$ (cm <sup>2</sup> )
			7V / 7.5V	0.437	$5.76 \times 10^{-16}$
			7.5V / 8V	0.438	$5.53 \times 10^{-16}$

**Table 4** Comparisons of Ea and  $\sigma$  under different programming conditions.

SiO <sub>2</sub> /Si-substrate interface peak		
no-programmed		
Bias(V)	Ea(eV)	$\sigma$ (cm <sup>2</sup> )
2	0.472	$7.98 \times 10^{-17}$
2.5	0.472	$5.09 \times 10^{-17}$
3	0.473	$3.52 \times 10^{-17}$
3.5	0.484	$3.41 \times 10^{-17}$
4	0.499	$3.51 \times 10^{-17}$
4.5	0.532	$5.55 \times 10^{-17}$
5	0.559	$7.04 \times 10^{-17}$
programmed		
Bias(V)	Ea(eV)	$\sigma$ (cm <sup>2</sup> )
3.4	0.458	$9.05 \times 10^{-17}$
3.9	0.490	$1.49 \times 10^{-16}$
4.4	0.480	$7.39 \times 10^{-17}$
4.9	0.489	$6.22 \times 10^{-17}$
5.4	0.499	$5.36 \times 10^{-17}$
5.9	0.518	$5.66 \times 10^{-17}$
6.4	0.543	$6.37 \times 10^{-17}$

**Table 3** Comparisons of Ea and  $\sigma$  under different programming conditions.