Effects of Plasma-PH$_3$ passivation on Mobility Degradation Mechanisms and Current Conduction Mechanisms of In$_{0.53}$Ga$_{0.47}$As N-MOSFET

Sumarlina A.B.S$^{1,2}$, H.J.Oh$^1$, A.Du$^2$, and S. J. Lee$^{1,*}$

$^1$ National University of Singapore, Department of Electrical and Computer Engineering, Singapore 117576
Phone: +65-6516-6140, Fax: +65 6779-1103,*E-mail: eleslj@nus.edu.sg,
$^2$ GLOBALFOUNDRIES Singapore Pte.Ltd, 60 Woodlands Industrial Park D, Sta, 738406, Singapore

1. Introduction

III-V compound semiconductor is becoming attractive as a material for high performance MOSFETs. In fact, the high performances of InGaAs MOSFETs with plasma-PH$_3$ passivation treatment have been demonstrated and the effect of variable process parameters have been studied [1-2]. Improvements made by the treatment is due to the presence of P-for-As exchange reaction through removal of As-O$_x$ components and the P$_4$N$_4$ layer which achieves an abrupt, smooth interface. However, understanding of how this treatment is effective in improving the device performance in terms of its mobility ($\mu$) and current conduction have yet to be understood, especially since a detailed knowledge of carrier transport can give insight to defects that are present in the oxide. This motivated our current work.

2. Device Fabrication

MBE grown In$_{0.53}$Ga$_{0.47}$As on InP substrate was processed for device fabrication and material characterization. Detailed process flow can be referred to in Ref [1-2]. However, this work uses HfAlO of 5nm thick. After device fabrication, devices were measured at a temperature range between 250K to 420K for analysis.

3. Mobility Scattering Mechanisms & Factors causing Mobility Improvement

To investigate the factors governing $\mu$, temperature dependence was investigated shown in Fig 1. $\mu$ of non-passivated devices, with interface trap correction, shows that at low $E_{\text{eff}}$, it increases with decreasing temperature, but still weaker than that of plasma-PH$_3$ passivated. This means that Coulombic scattering, which partially hides the effects of scattering with high-k phonons, contributes to the $\mu$ for non-passivated devices. However, phonon scattering contributes to $\mu$ of plasma-PH$_3$ passivated. Under high $E_{\text{eff}}$, $\mu$ weakly dependent on temperature for non-passivated, but still strongly dependent on temperature for plasma-PH$_3$ passivated, suggesting surface roughness scattering or interface dipole scattering for the former and phonon scattering for the latter. However, RMS data from AFM shows ~0.16nm and ~0.15nm for non-passivated and plasma-PH$_3$ passivated respectively, with TEM images shown in Fig 2 (a) and (b) not revealing any significant increase in interface roughness, deduced from the waviness of the interface. This shows the possibility of interface dipole scattering in the non-passivated devices.

Since electron trapping induced by charges near the conduction band edge ($E_c$) could be the cause for low channel $\mu$ of MOSFETs, the reduced $D_v$ values near $E_c$ for passivated devices may be the reason for the improvement in the low $E_{\text{eff}}$ $\mu$.

Close to one order of magnitude reduction in $D_v$ near to $E_c$ as shown in Fig 3 is observed due to the ability of the passivation in reducing elemental As and As-As bond which have their energy levels in the upper half of the bandgap [3-4]. This may be achieved by forming volatile hydrides, AsH$_x$ [2], through the small amount of H atoms existing in the PH$_3$-based plasma treatment process and P-for-As exchange reaction. It can also be effective in reducing Ga vacancies seen in the reduction in $D_v$ at ~0.2eV above $E_c$ [5] which is also confirmed from Ga outdiffusion into the high-k from EDX (not shown). Fixed oxide charges gives values 0.75-2.2x$10^{10}$/cm$^2$ for passivated and non-passivated respectively, which is one order lesser than that of $D_v$ implying that a significant amount of Coulombic scattering is caused by $D_v$. For the mid $E_{\text{eff}}$ region, a more severe phonon scattering for non-passivated compared to passivated is observed, based on $\mu_{\text{par}}$ results from Matthiessen’s rule. Phonon scattering from the substrate is expected to be the same for both samples, and hence the existence of the additional source of phonon scattering from the non-passivated suggests that HfAlO/In$_{0.53}$Ga$_{0.47}$As interface contributes to an interfacial phonon scattering which is suppressed by the presence of the P$_4$N$_4$ layer. The origin of this scattering, caused by the soft optical phonons in HfAlO, was found to have its scattering rate having a relatively weak function of temperature (not shown). Finally, the interface dipole scattering that exists at high $E_{\text{eff}}$ of non-passivated could be due to Hf atoms (smaller electronegativity than Al) occupying the Ga vacancy sites, which changes the polarity of the interface dipoles, hence enhancing the potential fluctuation at the interface as explained in [6].

4. Current Conduction Mechanisms

Gate current density result shows that plasma-PH$_3$ passivation is seen to improve, not only the $\mu$ characteristics, but also the current density voltage. The curves of Fig 4, obtained from substrate injection region, are in agreement with Lambert’s Space Charge limited Conduction (SCLC) theory. At 300K and low $E_{\text{eff}}$, the curves are linear with slopes ~1, indicating an Ohmic behavior. However, a larger contribution of Ohmic conduction current is observed in non-passivated than passivated devices due to the higher $D_v$ existing near the $E_c$ (shown in Fig 3) with the shallower traps lying closer to $E_c$, thus generating a hopping current [7]. Beyond Ohmic region, Fig 4(a) shows non-passivated devices experiencing a slope of ~3.05 in the J-V equation [8] which implies the trap states being exponentially distributed in energy [9]. This could originate from surface defects like vacancies and structural disorders, which could also be responsible for the interface dipole...
being controlled by Frenkel Poole emission and not SCLC at passivated devices in Fig 4(b), imply a trap-free SCLC regime, thus it does not experience an SCLC regime, but only Ohmic conduction and trap-free SCLC mechanisms could be related to the increased Coulombic scattering at low E\text{eff} and interface dipole scattering at high E\text{eff}. Also, the dominance of Ohmic conduction and trap-free SCLC mechanism at >300K, in comparison to Schottky emission and Frenkel Poole emission (trap energy levels~0.47-0.54eV) for non-passivated, at low E\text{eff} and high E\text{eff} respectively, is the cause of reduced gate leakage and also imply the improvement in interface quality. The origins of the defects contributing to these conduction mechanisms could be related to the increased Coulombic scattering at low E\text{eff} and interface dipole scattering at high E\text{eff} for non-passivated devices.

5. Summary

Carrier transport mechanisms of non-passivated and plasma-PH\textsubscript{3} passivated InGaAs MOSFETs have been studied with temperature dependence. It is found that Plasma-PH\textsubscript{3} passivation improves the device performance through (i) reduction in D\textsubscript{it} resulting in reduced Coulombic scattering at low E\text{eff} (ii) reduced surface optical phonon scattering at mid E\text{eff} and (iii) reduced interface dipole scattering at high E\text{eff}. Also, the dominance of Ohmic conduction and trap-free SCLC mechanism at >300K, in comparison to Schottky emission and Frenkel Poole emission (trap energy levels~0.47-0.54eV) for non-passivated, at low E\text{eff} and high E\text{eff} respectively, is the cause of reduced gate leakage and also imply the improvement in interface quality. The origins of the defects contributing to these conduction mechanisms could be related to the increased Coulombic scattering at low E\text{eff} and interface dipole scattering at high E\text{eff} for non-passivated devices.

References


Fig 4 (a) ln(J) vs ln(E) plots of non-passivated InGaAs devices for temperatures between 250K to 420K.

Fig 4 (b) ln(J) vs ln(E) plots of plasma-PH\textsubscript{3} passivated InGaAs devices for temperatures between 250K to 420K.