# High Quality and Low Thermal Budget Silicon Nitride Deposition Using PECVD for Gate Spacer, Silicide Block and Contact Etch Stopper

Y. Nakao<sup>1</sup>, R. Kuroda<sup>1</sup>, H. Tanaka<sup>2</sup>, A. Teramoto<sup>2</sup>, S. Sugawa<sup>1, 2</sup> and T. Ohmi<sup>2</sup>

<sup>1</sup> Graduate School of Engineering, Tohoku University, 6-6-10, Aza-Aoba Aramaki Aoba-ku, Sendai, 980-8579, Japan

Phone: +81-22-795-3977 E-mail: yukihisa@fff.niche.tohoku.ac.jp

<sup>2</sup> New Industry Creation Hatchery Center, Tohoku University

### 1. Introduction

**1. Introduction** In order to suppress the gate leakage current of MOS-FETs and improve the controllability of channel potential, High-k/metal gate has been introduced [1]. In order to re-duce the series resistance of source/drain (S/D) electrodes (Rs), new silicide materials have been proposed [2, 3]. New materials used in these processes are in general thermally and chemically unstable. Thin insulator films to protect the introduced material from various chemical solutions during integration process are required in order to avoid the chemintegration process are required in order to avoid the chemical instability of the introduced materials. And these pro-tection films must be deposited at a low temperature to avoid the thermal instability. SiN is widely used for various steps of LSI fabrication such as the gate spacer, silicide steps of LSI fabrication such as the gate spacer, silicide block layer and contact etch stop layer to integrate these new materials [4]. For this purpose, a high selectivity against SiO<sub>2</sub> during dry and wet etching and a sufficient step coverage are strongly required for SiN film deposited at low temperature below 400°C. It has been reported that the atomic layer deposition (ALD) and plasma enhanced chemical vapor deposition (PECVD) can deposit SiN at low temperature [5]. Although SiN deposited by ALD is high quality at low deposition temperature, the deposition rate is low, which limits the productivity. Although SiN deposited by conventional PECVD is high quality on blank Si wafer due to the effect of ion bombardment, SiN at the sidewall of stepped shape is poor and local void arises due to low step coverage as shown in Fig. 1. In this work, we improve the quality of SiN at the sidewall of stepped shape deposited by PECVD at 400°C up to a compatible level to ALD while keeping the higher deposition rate by supplying a large amount of the species for nitridation and the avoid-ing the ion bombardment damage against SiN which can be realized by PECVD using a microwave excited high densi-ty and low electron temperature plasma [6]. The developed realized by PECVD using a microwave excited high density and low electron temperature plasma [6]. The developed high quality SiN deposition process is applied to the fabri-cation of CMOS with the dual silicide using W/ErSi<sub>2</sub> and W/Pd<sub>2</sub>Si, and the obtained characteristics are reported.

### 2. Experimental procedure

SiN was deposited on both blank Si surface and pat-terned poly-Si surface at 400°C by PECVD using the mi-cro-wave excited high density plasma [6]. Before SiN de-position, Si wafers were cleaned by 0.5% diluted HF to position, SI waters were cleaned by 0.5% diffued HF to remove the native oxide on Si surface, rinsed in ultra pure water (UPW) and chemical oxide was formed on Si surface in ozonated UPW. The thickness and refractive index of the deposited SiN were measured by a spectroscopic ellipso-meter operating from 248 to 827 nm. 0.5% HF etch rate of the deposited SiN on the blank Si surface and the sidewall the deposited SiN on the blank Si surface and the sidewall of patterned poly-Si were evaluated by the spectroscopic ellipsometer and scanning electron microscopy (SEM), respectively. Fig. 2 shows the process flow of the CMOS circuits with dual silicide. After S/D junction was formed, 10 nm-radical oxidation at 400°C and 50 nm-SiN deposi-tion were carried out to form the sidewall spacer. After the silicide was formed for p-MOSFET, 50 nm-SiN was depo-sited to protect p-MOSFET silicide (W/Pd<sub>2</sub>Si) from wet solutions such as sulfuric acid-hydrogen peroxide mixture (SPM) and diluted HF (DHF) during the n-MOSFET sili-cidation. After silicide was formed for n-MOSFET, 50 nm-SiN was deposited as the contact etch stop laver. All of nm-SiN was deposited as the contact etch stop layer. All of the SiN deposition was performed at 400°C in order to avoid the thermal instability of the silicides.

**3. Results and Discussions** Fig. 3-5 show the deposition rate and the refractive in-

dex at 633 nm wavelength as functions of the deposition pressure,  $SiH_4$  and  $H_2$  flow rate, respectively. The refractive index become almost ideal value of 2.03, as the quality of SiN improves. The deposition rate and refractive index increase as the process pressure increases as shown in Fig. 3. It is considered that Si and N precursors are more produced at a lower pressure because electron temperature relatively increases as the deposition pressure decreases. The deposition rate is proportional to the  $SiH_4$  flow rate as The deposition rate is proportional to the SiH<sub>4</sub> flow rate as shown in Fig. 4, and it indicates that the deposition rate in this process is limited by SiH<sub>4</sub> supply. However the refrac-tive index increases as SiH<sub>4</sub> flow rate decreases. It is con-sidered that the quality of SiN in this process is limited by the supply of N precursor against Si precursor, and it in-creases due to the increase of gas flow ratio of N<sub>2</sub>/SiH<sub>4</sub>. The refractive index decreases as H<sub>2</sub> flow rate decreases less than 15 sccm and increases as H<sub>2</sub> flow rate increases over 30 sccm in Fig. 5. It was found that the appropriate less than 15 sccm and increases as  $\tilde{H}_2$  flow rate increases over 30 sccm in Fig. 5. It was found that the appropriate range of H<sub>2</sub> flow rate exists and it is 15 to 30 sccm in this process. 0.5 % HF etch rate is shown in Fig. 6. The HF etch rate is lower, as quality of SiN improve by the decrease of SiH<sub>4</sub> flow rate The low HF etch rate of 0.4 nm/min and the deposition rate of 1.3 nm/min at SiH<sub>4</sub> flow rate of 0.5 sccm were obtained. The properties of SiN deposited by various equipments are summarized in table 1 [4, 8, 9]. SiN depo-sited in this work shows low HF etch rate compatible to those of ALD and even LPCVD. Fig. 7 shows (a) the schematic and (b) the SEM images of MOSFETs after etching of SiN to form the sidewall. Fig. 7 (c) and (d) show the SEM images of MOSFETs after the samples were dipthe SEM images of MOSFETs after the samples were dip-ped in ozonated UPW and HF solution to evaluate HF etch property of the sidewall SiN. The deposited SiN conditions were SiH<sub>4</sub> flow rate of (c) 3.0 and (d) 0.5 sccm. In the case of SiH<sub>4</sub> flow rate of 0.5 sccm, the shape of SiN sidewall is compared almost the same bacter and other W solution and remained almost the same before and after HF solution and remained almost the same before and after HF solution and the 25-nm sidewall is stably formed. Fig. 8 shows the SEM images of the fabricated CMOS during the integration process. After etch stop SiN is deposited on W/ErSi<sub>2</sub> is formed for n-MOSFET silicide, these samples were dipped in HF solution. The SiN is deposited with SiH<sub>4</sub> flow rate of (a) 3.0 sccm and (b) 0.5 sccm. In the case of 0.5 sccm, Er-Si<sub>2</sub> is not etched by HF and the HF resistance of SiN is shown to be sufficiently high to be used as the protection film for ErSi<sub>2</sub>. The CMOS ring oscillator with dual silicide S/D was fabricated using the developed 400°C SiN deposi-tion process as the gate spacer. silicide block and contact tion process as the gate spacer, silicide block and contact etch stopper. Fig. 9 shows the speed performance of the ring oscillator as a function of applied voltage. The short delay time is obtained due to ultra-low Rs by the introduced tion of dual silicide and high current drivability of Si(551) accumulation-mode device structure [3].

## 4. Conclusions

**4.** Conclusions We improve the quality of SiN by supplying a large amount of N precursor using PECVD using the micro-wave excited high density plasma equipment. To increase N pre-cursor against Si precursor, the deposition pressure and SiH<sub>4</sub> flow rate decrease and H<sub>2</sub> flow rate were optimized. Low HF etch rate of 0.4 nm/min is successfully achieved with a SiN deposition rate of 1.3 nm/min. The developed high quality SiN deposition process was applied to the gate spacer, silicide block and contact etch stop layer formations for CMOS with an advanced dual silicide, and its effec-tiveness is confirmed by the high speed performance of the fabricated ring oscillator. fabricated ring oscillator.

### References

[1] C. Auth et al., VLSI Tech. Dig., (2008). [2] G. Kaltsas et al., Thin Solid Films, 275 (1996) 87. [3] R. Kuroda et al., IEDM Tech. Dig., (2010). [4] J. H. Yang et al., VLSI tech. Dig., (2003). [5] Nishi, Handbook of Semiconductor Manufacturing Technology 2nd edition CRC Press (2008). [6] T. Ohmi et al., J. Phys. D, 39 (2006). [7] B. Reynes et al., Thin Solid Films, 203 (1991) 87. [8] S. Yokoyama et al., Appl. Surf. Sci., 130 (1998) 352. [9] W. J. Lee et al., J. Korean Phys. Soc., 47 (2005) S598. [10] C. A. Deckert et al., J. Electronchem. Soc., 125 (1978) 320.





3.0

2.5

2.0

1.5

1.0

0.5

0.0L

Deposition Rate [nm/min]



Fig. 4. Deposition rate and refractive index as a function of  $SiH_4$  flow rate. The deposition rate is limited by  $SiH_4$  flow rate. The refractive index increases as SiH<sub>4</sub> flow rate decreases

H<sub>2</sub> Flow Rate [sccm] Fig. 5. Deposition rate and refractive index as a function of  $H_2$  flow rate. The refractive index decreases as  $H_2$  flow rate decreases less than 15 sccm and increases as  $H_2$  flow rate increases over 30 sccm.

20 30

10

Ar:20sccm

N<sub>2</sub>:75sccm

SiH,:0.5sccm

a-wave power:2000W

Stage temp.:400°C

1.9 Pa

40

2.00

1.95

1 90

.80

50

Ref

ractive

Index 1.85



7. (a) Schematic and (b) the SEM images of MOSFETs after forming SiN side-Fig. wall by dry etching, and (c), (d) followed by wet treatment 0.5 % HF for 1 min, ozonated UPW for 5 min and 0.5 % HF for 3 min to evaluate the HF resistance of SiN sidewall. SiN was deposited at SiH<sub>4</sub> flow rate of 3.0 and 0.5 sccm in (c) and (d)



Fig. 8. SEM images to evaluate the capability of SiN film to pro-tect W/ErSi<sub>2</sub> from chemical solution. Samples were dipped in 0.5% HF for 3 min. SiN were deposited at (a) 3.0 sccm and (b) 0.5 sccm of SiH<sub>4</sub> flow rate. ErSi<sub>2</sub> is easily etched by HF with the etch rate of several µm/min. In (a), HF solution penetrated from the pattern edge and etched ErSi<sub>2</sub>. In (b), no etching of ErSi<sub>2</sub> is confirmed.







Fig. 3. Deposition rate and refractive index as a function of deposition pressure. The deposition rate and refractive index increase as the process pressure increases.





Table 1. Dep. temp. and 0.5 % HF etch rate of SiN deposited by various equipments. HF etch rate is calculated at 0.5 % HF as shown in [10].

	temp.[ºC]	etch rate [nm/min]	ref.
LPCVD	710	0.3	
ALD 1	375	2.4	[8]
ALD 2	550	0.8	[9]
ALD 3	595	0.6	[4]
PECVD (This work)	400	0.4	



Fig. 9. The SEM images of the fabricated Si(551) accumulation CMOS ring oscillator with dual silicide (a), and measured stage delay time as a function of the applied voltage. High speed per-formance is obtained due to the reduction of Rs and the enhancement of carrier mobility.