# Thermal Stability of Single and Alloy Noble Metals as for PMOS Gate Electrode

Changhwan Choi<sup>1</sup>, Jinho Ahn<sup>1</sup> and Rino Choi<sup>2</sup>

<sup>1</sup> Division of Materials Science and Engineering, Hanyang University

17 Haengdang-dong, Seongdong-gu, Seoul, 133-791, Republic of Korea

Phone: +81-2-2220-0383 E-mail: cchoi@hanyang.ac.kr

<sup>2</sup> School of Materials Science and Engineering, Inha University.

253 Yonghyun-dong, Nam-gu, Incheon, 402-751, Republic of Korea

### 1. Introduction

High-k/metal gate (HKMG) was successfully implemented to 45nm and 32nm technology for some applications [1]. Recently, its application was expanded to even 3D transistor such as Tri-gate for next 22nm technology. However, there are still several concerns such as thermal and electrical instability of threshold voltage (V<sub>th</sub>), especially for p type metal-oxide-semiconductor (PMOS) devices. This V<sub>th</sub> instability drives two different integration schemes called gate-first (GF) and gate last (GL). In order to reduce V<sub>th</sub>, low and high work function (WF) metal gates are needed for NMOS and PMOS device, respectively. Noble metals known as high WF materials had been investigated for PMOS MG gate candidate, but could not maintain high WF. Also, there are few reports to understand WF lowering with thermal budgets in noble metals [2].

In this study, thermal and electrical stability of single noble metals (Pt, Ir, Pd), alloy (IrPt) and control TiN gate electrodes was investigated with atomic layer deposited (ALD) HfO<sub>2</sub> MOS capacitor. Flatband voltage (V<sub>FB</sub>) of e-beam evaporated single metal and sputtered TiN gated devices substantially shift toward mid-gap position while alloy case shows suppressed thermal-induced V<sub>FB</sub> shift upon various annealing temperatures. It is attributed to oxygen diffusion into interfacial layer (IL) between Si and HfO<sub>2</sub>, leading to thicker IL and vacancy generation in dielectric.

## 2. Experiment

ALD HfO<sub>2</sub> was deposited on pre-cleaned Si using TEMA-Hf and H<sub>2</sub>O oxidant at 300°C. Various noble metals (Ir,Pt, Pd, IrPt) were prepared by e-beam evaporation, followed by sputtered TiN capping deposition. Control TiN was also attained by DC-sputtering. After patterning, forming gas anneal (FGA) was carried out at various temperature range (350°C~450°C) for 30min. Some samples received additional 1000°C rapid thermal anneal (RTA). Electrical and physical characterizations were carried out to evaluate thermal and electrical stability depending on metals and FGA temperatures

## 3. Results and Discussion

Figure 1 shows C-V behaviors for single noble metals (Pt, Ir, Pd) MOS capacitors before/after FGA (450°C, 30m). All as-prepared noble metals exhibit high effective WF, while they become midgap-like characteristics after anneal. Amount of  $V_{FB}$  shift and increased electrical oxide thick-

ness (EOT) in Pt gate are substantial compared to other metals. Electrons caused by oxygen vacancy generation in HfO<sub>2</sub> are given up to metal gates, leading to lower metal gate WF with increased IL between Si and HfO<sub>2</sub> [3]. Figure 2 also shows TiN MOS device has a similar thermal instability with increasing FGA temperature. As-deposited TiN sample shows higher EWF than midgap characteristic, but starts to lose EWF. Additional high temperature annealing similar to source/drain (S/D) activation step loses EWF further. IrPt shows improved thermal stability compared to other single noble metal and TiN as shown in fig 3. Its EWF is almost 4.9~5.0eV even after 450°C FGA. Figure 4 shows IrPt has 270mV higher V<sub>FB</sub> than TiN with 450°C FGA. For IrPt sample, IL becomes thicker by 0.17nm after 400°C anneal, but annealed IrPt sample shows thinner IL than that of single Pt sample as shown in Fig 5. Fig 6 shows the correlation between V<sub>FB</sub> and IL thickness attained from transmission electron microscopy (TEM) analysis. It is observed that lower V<sub>FB</sub> is attained with thicker IL. It can be attributed to more oxygen diffusion from HfO2 into Si interface, leading to thicker IL and corresponding oxygen vacancy generation in HfO2 depending on metal gates. IrPt suppresses to activate thermal-induced vacancy formation in HfO<sub>2</sub> due to modified crystal structure. IrPt/HfO<sub>2</sub> barrier height ( $\Phi_B$ ) was extracted using tunneling current method [4]. Higher FGA temperature reduces  $\Phi_B$ . 450°C FGA causes IrPt work-function to lower 320 mV and increase fixed charge density ( $\Delta N_f$ ) by 4.2x10<sup>11</sup>cm<sup>-2</sup> considering V<sub>FB</sub> shift as shown in fig 7. Figure 8 shows dependence of IrPt work function on FGA temperatures. IrPt exhibits substantial enhanced electrical stability. It still shows high 4.95eV work function even after 450°C FGA for 30min.

## 4. Conclusion

Thermal stability of single (Pt, Ir, Pd) and alloying noble metals (IrPt) was studied. Compared to single metals, alloy shows improved thermal stability. This is attributed to less oxygen diffusion to Si IL, consistent to TEM results due to modified metal gate structure. As a result, lower oxygen vacancy generation is expected into HfO<sub>2</sub>, keeping high WF.

#### Acknowledgements

This research was supported by Basic Science Research Program through National Research Foundation of Korea (NRF) funded by the Ministry of Education, Science and Technology (2010-0024043).

#### References

- P. Packan et al., International Electron Devices Meeting (IEDM), (2009) 659
- [2] E. Cartier et al., Symposium on VLSI Technology (VLSI), (2009), 42
- [3] C.Choi et al., Appl. Phys. Lett. 98 (2011) 123506
- [4] S. Zafar et al., Appl. Phys. Lett. 80 (2002) 4858



Fig. 1 C-V behaviors for various single noble before/after FGA (450°C, 30min).



Fig. 2 C-V results with TiN MOS capacitors with FGA temperatures.



metals for various FGA conditions.



Fig. 4 V<sub>FB</sub> shifts for IrPt and TiN for different conditions.



Fig. 5 TEM images for (a) as-deposited IrPt, (b) annealed IrPt, (c) annealed Pt. FGA was done with 400C, 3min.



Fig. 6 TEM IL and  $V_{FB} \mbox{ for IrPt}$  and Pt samples.



Fig. 7 Barrier heights of IrPt samples under several conditions.

