# Investigation and Comparison of Work Function Variation for FinFET and Ultra-Thin-Body SOI Devices Using a Voronoi Approach

Shao-Heng Chao, Ming-Long Fan, and Pin Su

Deptartment of Electronics Engineering & Institute of Electronics, National Chiao Tung University, Taiwan E-mail: linus.ee99g@nctu.edu.tw, pinsu@faculty.nctu.edu.tw

# ABSTRACT

Using a novel Voronoi method that can physically consider the interaction between neighboring grains, we invesgate and compare the impact of work-function variation (WFV) on FinFET and UTB SOI devices. Our study indicates that for a given electrostatic integrity (EI) and total effective gate area, the FinFET device exhibits better immunity to WFV than the UTB SOI counterpart. We further show that, unlike other sources of random variation, the WFV cannot be supressed by EOT scaling.

## I. Introduction

Random variation is a critical issue for nanoscale CMOS. Although the thinner EOT provided by high-k metal-gate can mitigate the threshold-voltage  $(V_{th})$  variability [1], [2] from most sources of random variation (e.g., random-dopant fluctua-tion, line-edge roughness), the work-function variation (WFV) associated with the metal gate emerges [3]-[8]. Whether the WFV will impact the variability of FinFET and ultra-thinbody (UTB) SOI devices differently has rarely been known and merits investigation. In this work, using a novel Voronoi approach to accurately and efficiently account for the grain pattern of the metal gate, we compare the immunity of FinFET and UTB SOI devices (with the same total effective gate area) to WFV.

## II. Simulation methodology

Fig 1 shows the schematic of FinFET and UTB SOI devices with the same total gate area ( $W_{total} = 25$ nm) and comparable electrostatic integrity (S.S.  $\approx$  70 mV/dec). Other pertinent device parameters are listed in TABLE I. To generate various metal-gate grain patterns for macroscopically identical devices, four factors regarding the grain should be considered: (1) seed position (2) shape (3) size (4) orientation. In this study, our devices are designed with TiN as the gate material. Table II summarizes the two-orientation characteristic of the TiN metal gate [6].

Fig. 2(a) summarizes the flow of our proposed Voronoi methodology to simulate WFV. First, the assigned average grain size is used to estimate the number of grains (seeds) for constructing the random Voronoi grain pattern. As can be seen in Fig. 2(b), the Voronoi pattern is constructed by connecting the solid lines that are the perpendicular bisector of each dashed line. The number of black points (grain seed) in Fig. 2(b) is equal to the number of grains and randomly placed in the region. Fig. 3(a) shows the generated Voronoi pattern for the simulation of WFV in the gate region.

# **III.** Characteristics of WFV

Based on our Voronoi approach, Fig. 4 shows the Id-Vg dispersion for FinFET devices with WFV. As can be seen, the resulting  $V_{th}$  dispersion is asymmetric and skews at high  $V_{th}$ . The deviation from Gaussian distribution is due to the difference in the orientation probability (see Table II) of the TiN metal-gate. The orientation with larger WF possesses higher probability, thus distorting the  $V_{th}$  dispersion to higher value. Different from the method proposed in this work, the Square grain method [7] that uses the square pattern for each grain (Fig. 3(b)) is found to exhibit abrupt electric field change near the grain boundary. Fig. 5(a) shows the significant change in electric field at channel surface using the Square grain method, while the irregular grain shapes by using Voronoi method can faithfully accounts for the interaction between neighboring grains and thus smooth the electric field near the grain boundary (Fig. 5(b)).

Fig. 6 compares the  $V_{th}$  dispersion of the Voronoi and Square method for FinFET devices with various grain sizes. It can be seen that as the size of grain becomes larger, obvious discrete  $V_{th}$  dispersion is observed using the Square method whereas the Voronoi method is still able to reflect the continuous  $V_{th}$  dispersion. In addition to these two simulation approaches, a model had also been proposed to evaluate the impact of WFV in the past [8]. Fig. 7 shows a comparison of the WFV-induced  $V_{th}$  variations among the three methods. It can be seen that the model in [8] shows higher sensitivity to grain number (grain size) because it merely considers the number fluctuation, while the other two simulation methods show a saturated  $V_{th}$  variation [3] as the grain size approaches the size of device gate area.

## IV. Comparison between FinFET and UTB SOI

Using our proposed Voronoi method, we investigate and compare the impact of WFV on FinFET and UTB SOI devices designed with comparable electrostatic integrity (S.S.  $\approx$  70 mV/dec) and the same total effective width ( $W_{total} = 25$  nm). Fig. 8 compares the WFV-induced  $V_{th}$  variation between the two device structures. As can be seen, the difference increases with grain size and the UTB SOI MOSFET is shown to be more vulnerable to WFV. In the extreme case with grain size close to the device gate area, the FinFET double-gate structure possesses three possible work-function combinations (Fig. 9). For UTB device with single-gate structure, however, only two work-function combinations are allowed (Fig. 10). Therefore, the FinFET device exhibits smaller  $V_{th}$  variation and better immunity to WFV. The importance of WFV can be demonstrated Fig. 11, where Fin Line-Edge-Roughness (Fin LER) [9] is compared with WFV under various EOT. It can be seen that while the Fin-LER induced  $V_{th}$  variation can be mitigated by smaller EOT and improved EI, the impact of WFV can not be suppressed by EOT scaling. Our study may provide insights for device design in nanoscale CMOS.

#### Acknowledgement

This work was supported in part by the National Science Council of Taiwan under contract NSC 100-2628-E-009-024-MY2, and in part by the Ministry of Education in Taiwan under the ATU Program

#### References

- M. Bohr, *in IEDM Tech. Dig.*, pp. 1-6, 2011.
   K. Kuhn, *in IEDM Tech. Dig.*, pp. 471-474, 2007.
   A. R. Brown et al., *IEEE EDL*, vol. 31, pp. 1199-1201, Nov. 2010.
- T. Matsukawa et al., in VLSI Symp. Tech. Dig., pp. 118-119, 2009. [4]
- [5] Y. Liu et al., *in VLSI Symp. Tech. Dig.*, pp. 101-102, 2010.
  [6] H. Dadgour et al., *in IEDM Tech. Dig.*, pp. 705-708, 2008.
- H.-W. Cheng et al., in IEDM Tech. Dig., pp. 379-382, 2010. [7]
- H. Dadgour et al., Proc. ICCAD, pp. 270-277, 2008. [8]
- E. Baravelli et al., IEEE TED, vol. 54, no. 9, pp. 2466-2474, Sep. 2007. [9]
- "Sentaurus TCAD, E2010-12 Manual," Sentaurus Device, 2010. [10]



(b) UTB Fig. 1. Schematics of (a) FinFET, and (b) UTB devices with identical effective width.



Fig. 3. Demonstration of two different simulation methods for determining the WFV pattern.



TABLE I

25

25

3.5

0.65

 $10^{17}$ 

TABLE II [6]

TiN metal gate

WF

- Mean

0.15

0.2

ດ່າດ

0.4 0.6 V<sub>g</sub>[V]

Fig. 4. The dispersion of  $I_d$ - $V_g$  curves and

skewed V<sub>th</sub> distribution for FinFET with

500 samples

Grain Size

= 5nm

<200>

 $\psi_1 = 4.6$ 

60

FinFET

25

12.5

8

0.65

 $10^{17}$ 

skewed at high V

0.25 V<sub>th</sub> [V]

-80 -70

-60

50 and 40 and 40

+0

0.8

<111>

 $\psi_2 = 4.4$ 

40

 $L_g [nm]$ 

 $H_{fin}$  [nm]

W<sub>fin</sub> [nm]

EOT [nm]

 $N_{ch}$  [cm<sup>-3</sup>]

UTB

 $L_g$  [nm]

W [nm]

 $T_{ch}$  [nm]

EOT [nm]

 $N_{ch}$  [cm<sup>-3</sup>]

Orientation

WF [eV]

Probability [%]

10

10

0.0

₹

WFV.

Fig. 6.  $V_{th}$  dispersion for (a) Voronoi grain method and (b) Square grain method with various grain sizes. For the cases with larger grain sizes (15nm, 25nm), obvious discrete bars are observed in (b) and shown to be physically unrealistic. 55



Comparison of V<sub>th</sub> varia-Fig. 8. tions for FinFET and UTB devices with various grain sizes.



Fig. 9. Extreme case of metal-gate patterns for Fin-FET: (a) both front-gate and back-gate WF =  $\psi_1$ , (b) front-gate WF =  $\psi_1$  and back-gate side WF =  $\psi_2$ , (c) both front-gate and backgate WF =  $\psi_2$ . Grain size = 25nm for each case.



Fig. 10. Extreme case of metal gate patterns for UTB: (a)  $WF = \hat{\psi}_1$ , (b)  $WF = \psi_2$ . Grain size = 25nm for each case.







Electric field and electrostatic Fig. 5. potential at channel surface with two kinds of WFV simulation methods: (a) Square, (b) Voronoi.



Comparison of WFV-induced V<sub>th</sub> Fig. 7. variations in FinFET devices for the three methods.



Comparision of WFV and Fig. 11. Fin-LER induced Vth variations for FinFET. Unlike Fin-LER, WFV can not be supressed by EOT scaling.