## III-V/Ge Channel MOS Transistor Technologies for Advanced CMOS

Shinichi Takagi<sup>1</sup>, Sang-Hyeon Kim<sup>1</sup>, Rui Zhang<sup>1</sup>, Masafumi Yokoyama<sup>1</sup>, Noriyuki Taoka<sup>1, 2</sup> and Mitsuru Takenaka<sup>1</sup>

<sup>1</sup>The University of Tokyo, 2-11-16 Yayoi, Bunkyo-ku, Tokyo 113-8656, Japan, <sup>2</sup>Nagoya University,

Tel: +81-3-5841-6733, Fax: +81-3-5841-8564, E-mail: takagi@ee.t.u-tokyo.ac.jp

**1. Introduction** MOSFETs using III-V/Ge channels with high mobility and low effective mass have been regarded as strongly important for obtaining high current drive and low supply voltage CMOS under sub 10 nm regime. One of the ultimate CMOS structures can be the combination of III-V nMOSFETs/Ge pMOSFETs (Fig. 1) [1]. Fig. 2 shows a variety of possible applications of III-V/Ge on the Si platform. In the More Moore approach, several CMOS configurations are possible. If high performance Ge nMOSFET or III-V pMOSFET are realized, Ge CMOS or III-V CMOS is also viable. Also, this heterogeneous integration is expected to create novel LSIs or SoC utilizing a variety of device families along the More-than-Moore and the Beyond-CMOS approaches.

However, there are still many technological issues to be solved for realizing Ge/III-V-based CMOS on Si substrates (Fig. 3), such as (1) high quality Ge/III-V film formation on Si substrates (2) gate insulator formation with superior MOS/MIS interface quality (3) low resistivity source/ drain (S/D) formation (4) total CMOS integration. In this paper, we present several viable solutions for the above critical issues for InGaA(InAs) and Ge MOSFETs. Also, we present an example of the integration of Ge and III-V MOSFETs on a same wafer through the combination of the developed technologies.

**2. III-V MOS Technologies** The high quality III-V channel formation on the Si platform is challenging. We are employing the direct wafer bonding of InGaAs/InP wafers with Si substrates for fabricating the InGaAs(InAs)-on-Insulator substrates mainly using ALD Al<sub>2</sub>O<sub>3</sub> BOX [2-4], as typically shown in Fig. 4. We have fabricated extremely-thin 3.2-nm-thick InGaAs-OI substrates with 7.7-nm-BOX, resulting in the MOSFET operation with low leakage current. Fig. 5 shows TEM photos of In<sub>0.3</sub>Ga<sub>0.7</sub>As(3nm)/InAs(3nm)/In<sub>0.3</sub>Ga<sub>0.7</sub>As(3nm)-OI MOSFETs on Si, confirming the high uniformity.

Low-resistance S/D formation is one of the critical issues for extremely-thin body devices. Here, metal S/D scheme can be the best solution for III-V nMOSFETs/Ge pMOSFETs from the viewpoint of Fermi level pinning positions of metals on III-V and Ge. Recently, we have found that a Ni-InGaAs alloy formed by direct reaction of Ni and InGaAs [4, 5], shown in Fig. 6, can realize self- aligned metal S/D structures for InGaAs MOSFETs. Ni-InGaAs alloy layers exhibited low sheet resistance of around 25  $\Omega$ /square, which is lower by 1/3 than that of InGaAs layers doped with n-type impurities up to the solid solubility (~80  $\Omega$ /square). Also, In<sub>x</sub>Ga<sub>1-x</sub>As with higher Indium content, x, can provide lower Schottky barrier height or ideally no barrier, as also shown in Fig. 6. We can confirm uniform Ni-InGaAs S/D formation in the extremely-thin InGaAs-OI structure and the encroachment toward the channel in Fig. 5. Fig. 7 shows the I<sub>D</sub>-V<sub>G</sub> characteristics of the InAs-OI

MOSFET with  $L_{ch}$  of 55 nm and DIBL as a function of  $L_{ch}$  [4]. In spite of thick EOT of 3.5 nm (6 nm Al<sub>2</sub>O<sub>3</sub>), the device exhibits good transfer and output characteristics with small DIBL, owing to the extremely-thin channel thickness of 3 nm.

**3. Ge MOS Technologies** Ge MOSFETs would be regarded as more matured than III-V ones. Here, one of the most critical issues is the realization of gates stacks with superior MOS interfaces. Recent studies [6, 7] have revealed that Ge oxide interfacial layers (IL) can provide superior MOS interfaces. We have recently proposed and demonstrated a novel technology to form thin GeO<sub>x</sub> IL by using post plasma oxidation after depositing ALD Al<sub>2</sub>O<sub>3</sub> or HfO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub> on Ge [8-10], shown in Fig. 8. This plasma process significantly reduces D<sub>it</sub> with minimal increase in EOT (Fig. 9). Thinner EOT and lower gate leakage current can be realized with maintaining low by under the HfO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub> gate stacks, where Al<sub>2</sub>O<sub>3</sub> is necessary to block the inter-diffusion between Ge and HfO<sub>2</sub>.

The  $I_d$ - $V_d$  and  $I_d$ - $V_g$  characteristics of a Ge pMOSFET with HfO<sub>2</sub>(2.2nm)/Al<sub>2</sub>O<sub>3</sub>(0.2nm)/GeOx/Ge having EOT= 0.76 nm are shown in Fig. 11. A normal pMOSFET operation can be observed with an on/off ratio of ~10<sup>4</sup>. We have obtained high hole mobility of 596 and 546 cm<sup>2</sup>/Vs for EOT of 0.82 and 0.76 nm, respectively.

**4. Integration of III-V/Ge MOSFETs** In order to realize the integration of III-V/Ge MOSFETs, III-V substrates were bonded with Ge substrates. Fig. 12 shows the schematic view and TEM photos of a fabricated InGaAs-OI/Ge CMOS structure [11]. The Al<sub>2</sub>O<sub>3</sub> gate stacks and Ni-based metal S/D were employed. Here, plasma post oxidation was applied to reduce  $D_{it}$  in Ge MOSFETs. The electron and hole mobility of 1800 and 260 cm<sup>2</sup>/Vs and the mobility enhancement against Si of  $3.5 \times$  and  $2.3 \times$  have been demonstrated for InGaAs-OI nMOSFETs and Ge pMOSFETs (Fig. 13), respectively.

**5. Conclusion** A variety of viable MOS device/process technologies were addressed for solving the critical problems. The integration of InGaAs-OI nMOSFETs and Ge p-MOSFETs on a same wafer has been demonstrated.

Acknowledgements This work was partly supported by a Grant-in-Aid for Scientific Research (No. 23246058) from MEXT, and Innovation Research Project on Nano electronics Materials and Structures, and Research and Development Program for Innovative Energy Efficiency Technology from NEDO. The authors would like to thank Prof. R. Nakane in the University of Tokyo, Dr. T. Yasuda, Dr. T. Maeda, Dr. W. Jevasuwan, Dr. N. Miyata, Dr. Y. Urabe and Dr. H. Takagi in AIST, Dr. M. Hata, Dr. O. Ichikawa, and Dr. N. Fukuhara in Sumitomo Chemical, and Dr. H. Yokoyama in NTT for their collaborations.

**References** [1] S. Takagi et al., SSE **51**, 526 (2007). [2] M. Yokoyama et al., APEX **2**, 124501 (2009). [3] M. Yokoyama et al., EDL **32**, 1218 (2011). [4] S.-H. Kim et al., VLSI symp. 177 (2012). [5] S.-H. Kim et al., APEX **4**, 024201 (2011). [6] H. Matsubara et al., APL **93**, 032104 (2008). [7] C. H. Lee et al., IEDM 457 (2009). [8] R. Zhang et al., APL **98**, 112902 (2011). [9] R. Zhang et al., TED **59**, 335 (2012) [10] R. Zhang et al., VLSI symp. 161 (2012). [11] M. Yokoyama et al., APEX **5**, 076501 (2012).





Fig.13 $\mu_{eff}$  –  $N_s$  characteristics of Ge pMOSFET and  $\mu_{eff}$ – $N_s$  characteristics of 20-, 50-, and 100-nm-thick InGaAs-OI nMOSFETs.