# A Comparative Study of Minimal Supply Voltage of 6T-SRAM at the 16 nm node using MASTAR into a Conventional CAD Environment 

Joris Lacord ${ }^{1,2}$, Gerard Ghibaudo², and Frederic Boeuf ${ }^{1}$<br>Frederic.boeuf@st.com; tel : +33 (4) 76923688<br>${ }^{1}$ STMicroelectronics, 850 rue jean Monnet 38920 Crolles France, ${ }^{2}$ IMEP-LAHC MINATEC, Grenoble France

## Introduction

In advanced CMOS technology, the choice of the device structure is driven by two key parameters: the logic performance (inverter delay) and the SRAM performance (SNM). In this paper we will focus only on variability robustness at the 16 nm in SRAM cells. Bulk, FDSOI and SOI-FinFET structures (Fig. 1) will be compared using the MASTAR model [1] improved and implemented in VerilogA language to be able to use CAD tools, such as ELDO [2].

## Model and methodology description

To provide a predictive and universal (i.e. valid for all structures) MOSFETs model, we use the VDT [3] to compute electrostatic parameters of each device structure $[4,5]$. For the drain current, we use a drift-diffusion model, based on universal mobility law [6]. To ensure the continuity in all regions, mandatory for CAD tools, we use effective gate and drain voltages as in [7, 8]. Intrinsic charges expressions are obtained as in [8] and parasitic capacitances (extrinsic charges), are implemented using [9]. Then, to perform predictive circuit simulations with ELDO, such as SRAM, we implement it in VerilogA. To account for variability, we define process parameters local variation distribution, such as gate length, and run simulation with ELDO which generates pseudo random values of those parameters, following their distribution law.

## Studied devices definition

First, we define a performance target common to each structure for the 16 nm node. We start from the performance demonstrated by typical 20 nm node bulk devices [10] and consider that the performance should be $20 \%$ higher in $\mathrm{I}_{\text {on }}$ for same $\mathrm{I}_{\text {off }}$. We choose to fix $\mathrm{I}_{\text {off }}$ at $5 \mathrm{nA} / \mu \mathrm{m}$, leading to a $\mathrm{I}_{\text {on }}$ specification at $1104 \mu \mathrm{~A} / \mu \mathrm{m}$ for NMOS and $1032 \mu \mathrm{~A} / \mu \mathrm{m}$ for PMOS (Fig. 2). Then, for each structure, we set the Contacted Poly Pitch (CPP) at 64 nm (according to the Moore's law, CPP is divided by $\sim 2$ every two nodes and CPP $=126 \mathrm{~nm}$ for 32 nm node in [11]), the gate length of logic device (L) to 20 nm and the power supply $\mathrm{V}_{\mathrm{dd}}$ at 0.8 V (i.e. 100 mV reduction from 0.9 V for the 20 nm node [10]). Then, we used the "good technology rules" described in [4] to set the channel thickness in FDSOI and FinFET cases. Finally, for FinFET devices, we used the ratio $\mathrm{h}_{\mathrm{si}} / \mathrm{t}_{\mathrm{si}}=2.5$ from [12]. Dimensions and static performances of each device are summarized in Table 1. In order to reach the performance targets defined above while using the proper device geometry, we adjusted the strain behaviour and the series resistance for all the architectures. It is worth noticing that Bulk device cannot achieve the desired level of specification at the targeted leakage, which has to be relaxed by a factor of 20 x .

## Layout definition

By extrapolating the industry trend of SRAM bit-cell area from the last years $(65 \mathrm{~nm}-28 \mathrm{~nm})$, we found that at 16 nm node the bit-cell area should be around $0.04 \sim 0.045 \mu \mathrm{~m}^{2}$. SRAM transistors layout, i.e. width and gate length of each transistor (Fig.3) are then defined by targeting at the same time a final area within this limit, but also a Static Noise Margin (SNM, defined on Fig 4) around 185 mV at the nominal $\mathrm{V}_{\mathrm{dd}}(0.8 \mathrm{~V})$. This value is typical of what could be expected from a proper trade-off between read and write ability of the SRAM [13]. The bit-cell area can be expressed as $L_{\text {cell }} x H_{\text {cell }}$, with:

$$
\begin{align*}
L_{\text {cell }} & =2\left(W_{P D}+W_{P U}+L_{c}+\frac{A 2 A}{2}+W_{\text {ext }}+\frac{P S}{2}+N P\right)  \tag{1}\\
H_{\text {cell }} & =2\left(L_{P D}+\frac{L_{c}}{2}+C 2 G\right) \tag{2}
\end{align*}
$$

With $L_{c}$, A2A, $W_{\text {ext }}$ PS, C2G, and NP the distance defined on Fig.3. To estimate those dimensions, we extrapolate the simple expressions of [9] to SRAM cell and summarize them in Table 2. For planar structures (i.e. Bulk and FDSOI) each dimension is freely adjustable. But for FinFET we have to face the issue due to discrete
width. In our case, as $\mathrm{h}_{\mathrm{si}}=25 \mathrm{~nm}$, the device width increases by step of $60 \mathrm{~nm}\left(2 \mathrm{~h}_{\text {si }}+\mathrm{t}_{\mathrm{si}}\right)$ for each additional fin. Because of our SNM target ( $185 \mathrm{mV} @ \mathrm{Vdd}=0.8 \mathrm{~V}$ ), we have to use a layout with only one fin for each device, and so, the same device width. Consequently, the adjustment of the SNM has been carried out only with gate length variation. Layout, area and SNM obtained are summarized in Table 3 and the $\operatorname{SNM}\left(\mathrm{V}_{\mathrm{dd}}\right)$ curve is presented on Fig. 6.

Variability sources definition
To benchmark the robustness to variability of each device structure, we include local variations of gate length (L), device width (W), film thickness ( $\mathrm{t}_{\mathrm{si}}$ ), gate workfunction $\left(\varphi_{\mathrm{m}}\right)$ and channel doping $\left(\mathrm{N}_{\mathrm{ch}}\right)$. We consider that these variations are Gaussian and we summarized the standard deviation of each parameter, estimated in accordance with literature [14-16] in Table 4 . Note that for etchedbased process we considered the CD variation to be : $3 \sigma_{\mathrm{CD}}=12 \%_{\mathrm{CD}}$ We ran ELDO simulations with 500 random samples and plot the threshold voltage distributions of each device (Fig. 7). Standard deviation ( $\sigma_{\mathrm{VT}}$ ) and $A_{v t}=\sigma_{V T} \sqrt{W L}$ are summarized in Table 4 and compared to equivalent atomistic simulations presented in [17-18].

## MASTAR simulations including variability

For each layout, we run 500 random samples to plot the butterfly curves (Fig. 8) on which we can see that bulk layout is strongly impacted by variability, while FDSOI and FinFET are more robust. This observation is proved with the $\sigma_{S N M}$ extraction (Table 5).

## $V_{\text {min }}$ extraction methodology

$\mathrm{V}_{\text {MIN }}$ is the minimum value of $\mathrm{V}_{\mathrm{dd}}$ where the SRAM cell is functional. If we consider that the SNM distribution is Gaussian, with a mean value $\mathrm{SNM}_{\text {mean }}$ and a standard deviation $\sigma_{\mathrm{SNM}}$, the probability to obtain a Static Noise Margin equal to SNM is:

$$
\begin{equation*}
P(S N M)=\frac{1}{\sigma_{S N M} \sqrt{2 \pi}} e^{-\frac{(S N M-S N M \text { mean })^{2}}{2 \sigma_{S N M}{ }^{2}}} \tag{3}
\end{equation*}
$$

In case of SRAM, a fail is due to a SNM $<0$. So, from (3), the probability to have a bit fail is:

$$
\begin{equation*}
P_{\text {bitfails }}=\int_{-\infty}^{0} \frac{e^{-\frac{\left(\text { SNM }- \text { SNM }_{\text {mean }}\right)^{2}}{2 \sigma_{\text {SNM }}}}}{\sigma_{\text {SNM }} \sqrt{2 \pi}} \mathrm{dSNM}=\frac{1}{2}\left(1-\operatorname{erf}\left(\frac{\mathrm{Z}}{\sqrt{2}}\right)\right) \tag{4}
\end{equation*}
$$

Where Z is the so called "Z-score", equal to $\mathrm{SNM}_{\text {mean }} / \sigma_{\text {SNM }}$. For a SRAM array fully functional (i.e. no bit fails), we can write:

$$
\begin{equation*}
\mathrm{N}_{\text {bitfail }}=\mathrm{N}_{\text {bits }} \mathrm{P}_{\text {bitfails }}<1 \rightarrow \mathrm{P}_{\text {bitfails }}<\frac{1}{\mathrm{~N}_{\text {bits }}} \tag{5}
\end{equation*}
$$

Finally reporting (5) in (4), we obtain the expression of the Z-score for a SRAM array fully functional, as a function of its size:

$$
\begin{equation*}
\mathrm{Z}=\sqrt{2} \operatorname{erf}^{-1}\left(1-\frac{2}{\mathrm{~N}_{\mathrm{bits}}}\right) \simeq 5.9 \text { for } \mathrm{N}_{\text {bits }} \sim 100 \mathrm{Mbits} \tag{6}
\end{equation*}
$$

Therefore, the minimum operating voltage $\mathrm{V}_{\text {MIN }}$ for a 100Mbits SRAM cell is defined as the value of $\mathrm{V}_{\mathrm{dd}}$ where $\mathrm{Z}=\mathrm{SNM} / \sigma_{\mathrm{SNM}}=5.9$. Then, considering that the SNM is proportional to $\mathrm{V}_{\mathrm{dd}}$ we can write:

$$
\begin{equation*}
S N M=\alpha V_{d d}+\beta \tag{7}
\end{equation*}
$$

Where $\alpha$ and $\beta$ are determined from $\operatorname{SNM}\left(\mathrm{V}_{\mathrm{dd}}\right)$ curves on Fig. 6 Then, considering that $\sigma_{S N M}=0.75 x_{\sigma_{V t}}$ (see Fig. 9) and combining the functionality criteria and $\mathrm{SNM}\left(\mathrm{V}_{\mathrm{dd}}\right)$ behavior leads to:

$$
\frac{\mathrm{SNM}}{\sigma_{\mathrm{SNM}}}=\frac{\left(\alpha \mathrm{V}_{\mathrm{MIN}}+\beta\right)}{0.75 \sigma_{\mathrm{V}_{\mathrm{T}}}}=5.9 \quad \rightarrow \quad \mathrm{~V}_{\mathrm{MIN}}=\frac{\left(5.90 .75 \sigma_{\mathrm{V}_{\mathrm{T}}}-\beta\right)}{\alpha}(8)
$$

Finally, we can evaluate $\mathrm{V}_{\text {min }}$ for each structure (Table 5). We can remark the high value of $\mathrm{V}_{\text {MIN }}(1.19 \mathrm{~V})$, superior to the nominal $\mathrm{V}_{\mathrm{dd}}$ $(0.8 \mathrm{~V})$ for bulk layout, showing that the bulk SRAM cell isn't functional. Concerning FDSOI $\left(\mathrm{V}_{\mathrm{MIN}}=0.62 \mathrm{~V}\right)$ and FinFET $\left(\mathrm{V}_{\mathrm{MIN}}=0.64 \mathrm{~V}\right)$ SRAM cells, we can conclude that their performances are roughly the same.

## Conclusion

In this study, we proposed a benchmark of CMOS device architecture in a SRAM environment, including variability, for the 16 nm node. We demonstrated with the extraction of $\mathrm{V}_{\text {MIN }}$ that bulk structure is too much impacted by variability to provide functional SRAM cell while FDSOI and FinFET present roughly the same performance.


Figure 1: Studied devices, top left: bulk, bottom left undoped FDSOI and right undoped SOI-FinFET

|  | Equation |
| :---: | :---: |
| C2G | $\left(\right.$ CPP-L ${ }^{n}$ nom $) / 3$ |
| $\mathrm{~L}_{\mathrm{c}}$ | $\left(\mathrm{CPP}-\mathrm{L}_{\text {nom }}\right) / 3$ |
| $\mathrm{~W}_{\text {ext }}$ | $\mathrm{L}_{\text {nom }}$ |
| A2A | $\left(\mathrm{CPP}-\mathrm{L}_{\text {nom }}\right) / 3$ |
| PS | $\left(\mathrm{CPP}-\mathrm{L}_{\text {nom }}\right) / 3$ |
| NP | $2 .\left(\mathrm{CPP}-\mathrm{L}_{\text {nom }}\right) / 3$ |

Table 2: Dimension estimation rules


Figure 3: SRAM layout and dimension definition

|  | BULK | FDSOI | FinFET |
| :---: | :---: | :---: | :---: |
| $\mathrm{W}_{\mathrm{PU}}(\mu \mathrm{m})$ | 50 | 55 | 60 |
| $\mathrm{~L}_{\mathrm{PU}}(\mu \mathrm{m})$ | 25 | 20 | 20 |
| $\mathrm{~L}_{\mathrm{PD}}(\mu \mathrm{m})$ | 25 | 20 | 20 |
| $\mathrm{~W}_{\mathrm{PD}}(\mu \mathrm{m})$ | 50 | 55 | 60 |
| $\mathrm{~L}_{\mathrm{PG}}(\mu \mathrm{m})$ | 30 | 26 | 30 |
| $\mathrm{~W}_{\mathrm{PG}}(\mu \mathrm{m})$ | 42 | 40 | 60 |
| SNM $(\mathrm{mV})$ | 186 | 182 | 186 |
| area $\left(\mu \mathrm{m}^{2}\right)$ | 0.047 | 0.046 | 0.049 |

Table 3: Layout and area of each SRAM cell.

|  | BULK | FDSOI | FinFET |
| :---: | :---: | :---: | :---: |
| $\sigma_{\mathrm{L}}(\mathrm{nm})$ | 0.8 | 0.8 | 0.8 |
| $\sigma_{\varphi \mathrm{m}}(\mathrm{mV})$ | 20 | 20 | 20 |
| $\sigma_{\text {tsi }}(\mathrm{nm})$ | $/$ | $0.2[14]$ | 0.4 |
| $\sigma_{\text {hsi }}(\mathrm{nm})$ | $/$ | $/$ | 1 |
| $\sigma_{\mathrm{w}}(\mathrm{nm})$ | 1.6 | 1.6 | 1.6 |
| $\sigma_{\mathrm{VT}}(\mathrm{mV})$ | 68 | 30 | 34 |
| $\sigma_{\mathrm{VT}}(\mathrm{mV})$ | $67[17]$ | $/$ | $32[18]$ |
| Avt $(\mathrm{mV} . \mu \mathrm{m})$ | 2.36 | 1.04 | 1.18 |

Table 4: Process parameter variation distribution


Figure 6: $\mathrm{SNM}\left(\mathrm{V}_{\mathrm{dd}}\right)$ curves for each layout. Merger 6 \& 8


|  | BULK |  | FDSOI |  | FinFET |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Type | N | P | N | P | N | P |
| CPP (nm) | 64 |  | 64 |  | 64 |  |
| Lnom (nm) | 20 |  | 20 |  | 20 |  |
| tinv (nm) | 1.2 |  | 1.2 |  | 1.2 |  |
| $\mathrm{N}_{\mathrm{ch}}\left(\mathrm{cm}^{3}\right)$ | 6.8 e 18 |  | 1 e 16 |  | 1 e 16 |  |
| $\mathrm{T}_{\mathrm{si}} / \mathrm{X}_{\mathrm{j}}(\mathrm{nm})$ | 10 |  | 5 |  | 10 |  |
| $\mathrm{H}_{\text {si }}(\mathrm{nm})$ | / |  | / |  | 25 |  |
| $\mathrm{tbox}_{\text {( }}$ (nm) | / |  | 10 |  | / |  |
| $\mathrm{V}_{\mathrm{dd}}(\mathrm{V})$ | 0.8 |  | 0.8 |  | 0.8 |  |
| $\mathrm{I}_{\text {on }}(\mu \mathrm{A} / \mu \mathrm{m})$ | 1080 | 1050 | 1100 | 1078 | 1128 | 1115 |
| $\mathrm{I}_{\text {off }}(\mathrm{nA} / \mu \mathrm{m})$ | 124 | 28 | 5.0 | 5.3 | 5.3 | 5.4 |
| $\mathrm{I}_{\text {eff }}(\mu \mathrm{A} / \mu \mathrm{m})$ | 508 | 465 | 527 | 510 | 564 | 540 |
| DIBL (mV) | 140 | 140 | 80 | 80 | 68 | 68 |
| SS (mV/dec) | 100 | 97 | 80 | 80 | 78 | 78 |

Figure 2: Performance target definition


Figure 4: SNM definition.

Table 1: Device geometry and performance


Figure 5: SRAM cell area evolution.


Figure 7: Threshold voltage distribution for each device


Figure 8: Butterfly curves of each layout at $\mathrm{V}_{\mathrm{dd}}=0.8 \mathrm{~V}$


|  | BULK | FDSOI | FINFET |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{dd}}(\mathrm{V})$ | 0.8 | 0.8 | 0.8 |
| $\sigma_{\mathrm{Vt}}(\mathrm{V})$ | 68 | 30 | 34 |
| $\mathrm{~A}_{\mathrm{VT}}(\mathrm{mV} . \mu \mathrm{m})$ | 2.4 | 1.03 | 1.18 |
| $\mathrm{SNM}(\mathrm{V})$ | 185.5 | 182 | 186 |
| $\sigma_{\text {SNM }}(\mathrm{mV})$ | 50 | 23 | 26 |
| $\operatorname{Area~}^{\left(\mu \mathrm{m}^{2}\right)}$ | 0.0473 | 0.0464 | 0.049 |
| $\mathrm{~V}_{\text {MIN }}(\mathrm{V})$ | 1.19 | 0.62 | 0.64 |

Bibliography: [1] MASTAR model. [Online]. Available: http://public.itrs.net/models.html [2] ELDO, www.mentor.com [3] T. Skotnicki et al., EDL 1988. [4] T. Skotnicki et al., TED 2008. [5] J. Lacord et al., T-ED 2012. [6] S. Takagi et al. TED 1994. [7] T. Skotnicki et al., IEDM 1994. [8] BSIM manual, available online http:/ /www-device.eecs.berkeley.edu/bsim/?page=BSIM4 [9] J. Lacord et al. TED 2012. [10] H.-J. Cho, et al. IEDM 2011. [11] X. Chen et al. VLSI 2008. [12] H. Kawasaki et al. IEDM 2009. [13] N. Planes et al., SSDM 2008. [14] O. Weber et al. IEDM 2008.[15] X. Wang et al. EDL 2012.[16]F. Bœuf et al. TED 2008. [17] Statistical Variability in an Example 22nm FinFET, http://www.goldstandardsimulations.com /reports/examples/[18] 25nm template bulk MOSFET Comprehensive simulation Figure 9: $\sigma_{S N M}$ vs $\sigma_{V T}$ for each layoutTable 5: SRAM simulationsstudy of statistical variability and corresponding advanced statistical compact showing that $\sigma_{S N M \sim} 0.75 \sigma_{V T}$ summary
model parameters extraction and generation. http://www. goldstandardsimulations.com/reports/examples/

