# High-Performance Transparent Top-Gate AZO TFTs Fabricated by Low-Temperature Process

Jian Cai<sup>1</sup>, Dedong Han<sup>1\*</sup>, Youfeng Geng<sup>1</sup>, Wei Wang<sup>1</sup>, Liangliang Wang<sup>1</sup>, Yu Tian<sup>1</sup>, Huikun Yao<sup>1</sup>, Lixun Qian<sup>3</sup>, Shengdong Zhang<sup>2</sup> and Yi Wang<sup>1\*</sup>

<sup>1</sup>Institute of Microelectronics, Peking University, Beijing 100871, PRC

<sup>2</sup>Shenzhen Graduate School, Peking University, Shenzhen 518055, PRC

<sup>3</sup>School of Optoelectronics, Beijing Institute of Technology, Beijing 100081, PRC

Phone: +86-10-62753144 Fax : +86-10-62751789 \*E-mail: handedong@pku.edu.cn, wangyi@ime.pku.edu.cn

## 1. Introduction

Oxide semiconductor thin film transistors (TFTs) have drawn increasing attention for their excellent optical and electrical properties in driving active matrix OLED and other displays[1~5]. In particular, Zinc Oxide based TFTs have received the most considerable attention, especially a-IGZO TFTs. However, In element is a toxicant, rare one on earth and going to be exhausted, so a non-In active channel layer offers competitive advantages, such as lower cost, higher throughout, and safety. In this experiment, we choose Al-doped ZnO (AZO) as active channel layer as Al is abundant in earth, harmless to human beings and, thereby, very low manufacturing cost. Some articles about AZO TFTs have been reported in the literature, however, the device performance presented was not very good[3]. In this letter, we successfully demonstrate fully transparent top gate type AZO TFTs on glass substrates by a simple process using only two photomasks. All the process temperature was below 100°C. The effects of  $O_2$  incorporation during the formation of the active layer were analyzed by comparing the characteristics of devices with and without oxygen incorporation. The performance of the device was improved greatly due to the O<sub>2</sub> incorporation. As for TFTs we demonstrated devices with subthreshold swing of 125 mV/decade, saturation mobility of 113 cm<sup>2</sup>/V•s, threshold voltage of 1.5V,  $I_{off}$  value of  $10^{-13}$ A, on/off ratio of  $1 \times 10^{9}$ for  $V_G = -2$  to 5V operation, high transmittance of 82.5%, which, to our knowledge, are among the best ever reported.

## 2. Device Fabrication

In this experiment, the growth chamber was first pre-pumped to the base vacuum pressure of  $5 \times 10^{-4}$  Pa. The total working pressure was of 1 Pa. No intentional substrate heating was performed during each deposition step. The cross-section view of the inverted staggered top gate architectures is shown in Fig. 1(a), and the top view of the AZO TFT (W/L=50  $\mu$  m/10  $\mu$  m) is shown in Fig. 1(b).

The fabrication procedure for the AZO TFT was as follows: First, a 150 nm thick ITO film was deposited at room temperature by RF sputtering in pure Ar atmosphere using a target of ITO and patterned to form the S/D electrodes. Then, a stack of 100 nm thick channel layer (AZO), 150 nm thick gate insulator (SiO<sub>2</sub>) and 150 nm thick gate electrode (ITO) was deposited sequentially: the active channel and the gate electrode were sputter deposited at room temperature; the gate insulator was deposited by PECVD at 80°C. Finally, the stack of the active channel, gate insulator and gate electrode was patterned to form the channel, gate insulator and gate electrode, respectively.

To investigate the effects of the  $O_2$  incorporation during the formation of active channel layer, we designed two different kinds of TFTs, named U1 and U2. As for U1, the channel was deposited in pure Ar atmosphere, while for U2 in a mixed atmosphere of Ar and  $O_2$ , the  $O_2$  flow ratio was 3%.

Surface morphology of the AZO films were evaluated by atomic force microscopy (AFM). The TFTs were electrically characterized at room temperature by a semiconductor parameter analyzer (Agilent 4156C).



Fig. 1 (a) Schematic cross section of the top gate type AZO TFT (b) The top-view of a fabricated AZO TFT (W/L=50  $\mu$  m / 10  $\mu$  m).

#### 3. Analysis and Discussion

Fig. 2 shows the transfer characteristics of the U1 and U2 TFTs (W/L=50  $\mu$  m/10  $\mu$  m) as fabricated without any post annealing process. The off-state current of U1 is very high, however, due to the incorporation of O<sub>2</sub> in the deposition of the channel layer, the U2 exhibits a much lower off-state current of 10<sup>-13</sup> A while maintaining a relatively high on-state current. For the transfer characteristic at V<sub>D</sub>=5V, the U2 device demonstrates excellent properties, such as a much higher on/off ratio of 1×10<sup>9</sup>, a much steeper subthreshold slope of 125 mV/decade, a threshold of 1.5 V, a saturation mobility  $\mu_{sat}$  of 113 cm<sup>2</sup>/V · s. The threshold voltage (V<sub>th</sub>) and the saturation mobility ( $\mu_{sat}$ ) were extracted from the saturation regime when V<sub>D</sub>=5V, which was

higher than most recent reports on ZnO-based TFTs[3-5]; the subthreshold slope (S) was extracted from the curves of  $dV_G/dlog_{10}I_D$  versus  $V_G$  in the saturation regime, and the smallest value was taken. The inset picture shows the output characteristic of the U2 TFT, which is well-behaved, exhibiting an apparent pinch off and drain current saturation at sufficiently high drain biases. Table I compares the important device parameters of the AZO TFT with those on glass substrates reported in the literature. The high mobility, steep subthreshold slope and high on/off ratio in the present work are among the best ever reported.



Fig. 2 The transfer curves of the U1 and U2 TFTs. The output characteristic of the U2 TFT is shown in the inset picture.

 Table I
 Comparison of TFTs Fabricated on Glass Substrates

No.	Struc- ture type	Chan- nel Ma- terial	Max Process Temp (℃)	μ <sub>sat</sub> (cm <sup>2</sup> / V•s)	S(V/ dec- ade)	On/off ratio
This work	Тор	AZO	100	113	0.125	1×10 <sup>9</sup>
[3]	Bottom	AZO	300	1.66	2.7	$5 \times 10^{2}$
[4]	Тор	ZnO		40.5	0.23	$1.2 \times 10^{7}$
[5]	Тор	IGZO	200	24.7	0.203	$1 \times 10^{8}$

Fig. 3(a) shows the AFM surface morphology of the AZO films of U1. Fig. 3(b) shows that of U2. From the AFM images in Fig. 3, the AZO films of U1 and U2 exhibit a granular surface morphology with an RMS surface roughness of 1.801 nm and 1.222 nm, respectively. The U2 get a much smaller RMS value, which indicates a more smoothing surface as is manifest in Fig. 3. We have measured the transmittance of the AZO films of U1 and U2, and the transmittance of the TFTs of U1 and U2, as is shown in Fig. 4. We find that the average transmittance of the AZO film of U2 in the infrared range and near UV range is higher than that of U1, and that the average transmittance of the TFTs of U2 is of 82.5% in the whole range, which is higher than that of U1. It can be concluded that during the RF sputtering deposition of AZO active channel film, the incorporation of  $O_2$  in the atmosphere can effectively improve both the surface morphology and the transmittance qualities of the AZO film.



Fig. 3 The AFM images of the AZO channels' surface topographies (a) of U1, and (b) of U2. The scan size is  $1\mu m \times 1\mu m$ .



Fig. 4 Transmittance of the AZO films and the AZO TFTs as fabricated on glass.

# 4. Conclusions

In conclusion, we have successfully fabricated a staggered top gate type AZO TFT on glass substrate by a simple process. All the process is done under 100°C, which can be well applied on flexible substrate. The AZO TFT with  $O_2$  incorporation during the deposition of channel layer shows excellent properties. This device is suitable for active devices in large area and low cost display applications.

#### Acknowledgments

This work is supported by the National Basic Research Program of China (973 program, Grant No. 2011CBA00600) and by the National Natural Science Foundation of China (Grant No. 60977016).

#### References

- K. Nomura, H. Ohta, A. Takagi, T. Kamiya, M. Hirano, and H. Hosono, Nature 432 (2004) 25.
- [2] K. Toshio, N. Kenji and H. Hideo, Sci. Technol. Adv. Mater. 11 (2010) 044305.
- [3] X. Zou, J. P. Xu, P. T. Lai, Y. Li, F. Ji, L. F. Deng, *IEEE Int. Conf. Electron Devices and Solid-State Circuits* (2010) 4.
- [4] L. Zhang, J. Li, X. W. Zhang, X. Y. Jiang, and Z. L. Zhang, Appl. Phys. Lett. 95 (2009) 072112.
- [5] D. H. Kang, I. Kang, S. H. Ryu, and J. Jang, H. Kang, IEEE Electron Devices Lett., 32 (2011) 1385.