

Enhanced memory performance using forming free IrO_x/GdO_x/W crossbar resistive switches

D. Jana¹, S. Maikap^{1,*}, A. Prakash¹, H. Y. Lee², W. S. Chen², F. T. Chen², and M.-J. Tsai²

¹Thin Film Nano Tech. Lab., Department of Electronic Engineering, Chang Gung University, Kwei-Shan, Tao-Yuan 333, Taiwan

²Electronic and Opto-Electronic Research Laboratories, Industrial Technology Research Institute, Hsinchu, Taiwan

*Tel: 886-3-2118800 ext. 5785 Fax: 886-3-2118507 E-mail: sidhu@mail.cgu.edu.tw

1. Introduction

Due to conventional flash memory approaching its scaling limits, the resistance random access memory (ReRAM) has attracted wide attention for non-volatile memory application because of its simple structure, low operating power, fast switching speed, high-density, multilevel charge storage, and scalability potential [1]. Plenty of materials, such as binary metal oxides, perovskite oxides, rare-earth metal oxides has been studied by several groups [2-5]. But the rare-earth metal oxide Gd₂O₃ as a switching material in ReRAM has been discussed in frequently [6,7]. In our previous study, we reported the formation polarity dependent GdO_x resistive switching memory with high current compliance (I_{CC}) of 1mA [7]. In this study, formation free resistive switching memory with a small I_{CC} of 50μA in an IrO_x/GdO_x/W crossbar architecture is reported. This memory device has excellent dc/ac endurance of >10⁴ cycles, stable multi-level operation, and data retention of 10⁴ s at 85°C.

2. Experiment

After conventional RCA cleaning of p-Si wafer, 200nm-thick SiO₂ layer was grown by wet oxidation process. Then, W as a bottom electrode (BE) was deposited by RF sputtering. A device size of 4×4 μm² was patterned by optical lithography and etching process. Then GdO_x as a switching material was deposited by E-beam evaporator. IrO_x as a top electrode (TE) was deposited by RF sputtering. Finally, lift-off was performed to obtain the final device. The crossbar memory device was annealed at 400°C in N₂ ambient for 10min.

3. Results and discussion

Fig.1 shows the schematic view of our IrO_x/GdO_x/W cross-point memory device. Inset figure shows the optical microscope image of our cross-point memory device. Each layer is clearly observed from the HRTEM image (Fig. 2). Thickness of GdO_x film is approximately 17.5 nm. EDX spectra confirm the presence of expected elements of Ir, Gd, W and O in respective layers (Fig. 3). Typical bipolar current-voltage (I-V) characteristics for both as deposited and anneal sample are shown in Fig.4. The direction of I-V curve with a current compliance (I_{cc}) of 300 μA are indicated as follows 1→4. Initially, no formation process is needed to initiate the resistive switching behavior. The surface roughness of the W BE and the pre-existing defects in the GdO_x film during deposition are the key point of our forming free resistive switching, owing to the higher defects in percolation length. That's why formation free resistive switching memory is obtained. The annealing device is showing higher high resistance state (HRS) as compared to the as-deposited one, which is unwanted defects annealed out, resulting in a higher resistance ratio (HRS/LRS). The annealed device shows repeatable consecutive 100 switching cycles with a small operation voltage of ±3V. To elucidate the current conduction mechanism, I-V curve was re-plotted in log-log scale (Fig.5). Both low resistance state (LRS) and HRS exhibit trap-controlled space-charge-limited-current (TCCLC) conduction mechanism, which consists ohm's law (I∝V) in low voltage region and child's law (I∝V²) in high voltage region. The switching mechanism is based on the formation of oxygen vacancy conducting path or Gd-rich filament and rupture by oxidation through O²⁻ migration. When positive voltage applied on the TE, Gd-O bonds break easily because of higher defects and O²⁻ ion attracted to the TE/GdO_x interface. The device switches from HRS to LRS. When negative bias applied on the TE, O²⁻ ion are migrated from the TE/GdO_x interface, resulting in ruptured the filament, and the device switches

from LRS to HRS. Interfacial oxygen-rich layer at TE/GdO_x plays series resistance, which controls the O²⁻ ions migration, as well as repeatable switching cycles are observed. Fig.6 shows the multi-level I-V curve with I_{CCs} of 50-300 μA. With increasing the current compliance, the conducting path through the GdO_x layer becomes more conducting. That's why with increasing the I_{CC}, resistance level in the low resistance gradually decreases. Fig.7 shows excellent multi-level retention characteristics with I_{CCs}. After 10³ s., the resistance ratio (HRS/LRS) for 50, 100, and 300 μA are approximately 10, 100, and 500, respectively. Fig. 8 shows the multi-level operation with variation of stop voltages. When negative bias applied on the TE, O²⁻ are migrated and oxidation length of the conducting path at the TE/GdO_x interface increases with increasing the negative voltages. That's why current level in the high resistance state gradually decreases. Fig. 9 shows the multi-level retention characteristics with variation of stop voltages. Obviously, the resistance ratio increases with increasing the stop voltages. Fig. 10 shows the AC endurance of 10⁴ cycles. Both resistance states were read out at +0.2V. Program/erase voltages are +2.8V/-2.5V. After 10⁴ cycles, resistance ratio is approximately ~30. Fig. 11 shows the read endurance of our memory device. After 10⁵ cycles, a stable resistance ratio of ~ 60 is obtained. Fig. 12 shows the retention characteristics of the cross-point memory device at room temperature (RT) and 85°C. The LRS at 85°C is increased. This is typical electronic transport behavior through Gd-rich metallic filament, which is based on the phonon scattering phenomena. However, resistance level at HRS decreases with increasing temperature indicating the defective GdO_x film. The defective GdO_x film is also observed from the capacitance-voltage measurement (not shown here). Both resistance states were read out at +0.2V. After 10⁴ s data retention, a high resistance ratio of ~ 300 at RT and resistance ratio of ~ 30 at 85°C are obtained. Memory device is showing very stable retention characteristics with high resistance ratio which is very useful for future nanoscale non-volatile 3D memory application.

4. Conclusion

Novel memory device in an IrO_x/GdO_x/W cross-point structure has been investigated. Each layer clearly observed from HRTEM image. EDX spectra confirm the presence of expected elements. Memory device is showing forming free, good endurance, excellent multi-level operation with variation of current compliance as well as variation of stop voltage, good AC endurance of 10⁴ cycles, excellent read endurance of 10⁵ cycles, and stable data retention of 10⁴ s 85°C with a high resistance ratio. This memory device has great potential for future nanoscale non-volatile 3D architecture.

Acknowledgment

This work was supported by National Science Council (NSC), Taiwan, under the contract no. NSC-98-2221-E-182-052-MY3.

References

- [1] R. Waser et al., Nat. Mater. Vol. 6, pp. 833-840, 2007. [2] H.Y.Lee et al., Jpn. J.Appl.Phys.,vol.46,pp.2175,2007. [3] K.Okamoto et al., Jpn. J. Appl. Phys., vol.50, pp.04DD13,2011.[4] M.H.Lin et al., J.Appl.Phys., vol.107, pp.124117,2010. [5] S.Y.Huang et al., Solid State Elec., vol.63, pp.189,2011. [6] X.Cao et al., J. Appl.Phys., vol.106, pp.073723, 2009. [7] D.Jana et al., Jpn.J.Appl.Phys., vol.51, pp.04DD17, 2012.




Fig. 1 Optical image and schematic view of the crossbar resistive switching memory devices using IrO_x/GdO_x/W structure are shown. The device size is 4x4 μm².




Fig. 2 Cross-sectional HRTEM image of IrO_x/GdO_x/W crossbar memory device. Thickness of GdO_x layer is ~ 17.5 nm.




Fig. 3 Energy dispersive X-ray spectra (EDX) shows Ir, Gd, W, and O elements from Fig. 2. It proves layer-by-layer structure with presence of GdO_x resistive switching layer.




Fig. 4 Repeatable typical I-V hysteresis loop of our IrO_x/GdO_x/W crossbar memory device is observed after annealing. A low operation voltage of < ±3V is applied to achieve repeatable and reproducible cycles.




Fig. 5 I-V curve are re-plotted in log-log scale. Both resistance state exhibits trap controlled space charge limited current conduction mechanism.




Fig. 6 I-V hysteresis loop of IrO_x/GdO_x/W crossbar memory device with the variation of I_{CC} from 50-300 μA. Multi-level data storage is observed.




Fig. 7 Excellent multilevel retention characteristics of IrO_x/GdO_x/W crossbar memory device with different current compliances.




Fig. 8 I-V hysteresis loop with the variation of stop voltage of our IrO_x/GdO_x/W crossbar memory device. The HRS increases with increasing the negative voltages.




Fig. 9 Excellent multilevel retention characteristics with the variation of stop voltage of our IrO_x/GdO_x/W crossbar memory device are observed.




Fig.10 Excellent AC endurance of >10⁴ cycles of our IrO_x/GdO_x/W memory device. The resistance states were read out at +0.2V.




Fig.11 Good read cycles of 10⁵ cycles of our crossbar memory device. Both resistance states were read out at +0.2V.




Fig. 12 Excellent retention characteristics of >10⁴ s at RT and 85°C of our IrO_x/GdO_x/W crossbar memory device are reported.