DC Bias-stress effect for organic thin-film transistors with parylene-C dielectric layers

Kenjiro Fukuda¹, Tatsuya Suzuki¹, Daisuke Kumaki¹ and Shizuo Tokito¹

¹ Research Center for Organic Electronics, Yamagata University
4-3-16 Jonan, Yonezawa, Yamagata, Japan
Phone: +81-238-26-3594 E-mail: fukuda@yz.yamagata-u.ac.jp

1. Introduction

Organic thin-film transistors (TFTs) have attracted significant attention in research and development for next-generation thin-film electronics because they can be processed on plastic substrates with various printing techniques at very low cost. While recent efforts have achieved significant progress in improving the electrical characteristics of organic TFT devices, operational stability remains as a major issue to be resolved before organic TFT devices can realize their full commercial potential. The changes in transistor characteristics when applying DC bias stress, hereafter referred to as DC bias stress effects, is the obstacle to long-term operational stability for organic TFT devices, as well as other TFTs including those based on a-Si:H, poly-Si, and metal-oxide semiconductor materials. In p-type organic TFT devices, threshold voltage shifts under DC bias stress conditions are generally in a negative direction for negative gate-source voltages.

In this study we found that organic TFT devices with polychloro-p-xylylene (parylene-C) used for the gate dielectric material exhibited positive threshold voltage shifts under a negative DC gate-source voltage. These shifts increased nearly proportionally with increasing parylene-C layer annealing temperatures. The annealing process improved the crystalline structure of the parylene-C layers, which caused more distinct positive shifts in threshold voltage.

2. Fabrication process

Polycrystalline pentacene TFT devices with parylene-C as gate dielectrics were fabricated by employing a vacuum evaporation process. An illustration of the bottom-gate, top-contact TFT device construction used is shown in Figure 1a. First, aluminum was evaporated onto a glass substrate to form a 50-nm-thick gate electrode. A 500-nm-thick pentacene layer was then deposited by vacuum evaporation, and was annealed in a nitrogen atmosphere to avoid degradation of fabricated TFT devices in the room-temperature (approximately 25°C) in a nitrogen atmosphere. A micrograph of a fabricated TFT device is shown in Figure 1c. The channel width (W) and the channel length (L) of fabricated TFT devices were 1000 and 65 µm, respectively.

The DC characteristics of organic TFT devices were measured using a semiconductor parameter analyzer (4200-SCS, KEITHLEY). All the measurements were performed at room-temperature (approximately 25°C) in a nitrogen atmosphere to avoid degradation of fabricated TFT devices in exposure to air.

3. Results and discussion

Figure 2 shows the change of threshold voltage (∆VTTh) as the devices are stressed with constant bias voltages (VGS = −40 V, VDS = 0 V). Figures 2a and 2b show the changes in transfer characteristics before and after stressing the devices for 3600 seconds, for TFT devices fabricated with annealing temperatures of TA = 30°C and 150°C, respectively. When a DC gate-source bias voltage of −40 V was continuously applied to the TFTs with annealing temperature TA = 30°C for 3600 seconds, the threshold voltage shifted slightly in a negative direction from −20.4 V to −20.9 V.

Further, when DC bias voltages of −40 V were continuously applied to the TFTs with TA = 150°C for 3600 seconds,
In order to investigate the molecular arrangement of the parylene-C dielectric layers, we analyzed them using X-ray diffraction (XRD). Figure 4a shows the $T_g$ dependence of XRD peak for a parylene-C thin film (layer thickness: 500 nm), such that all measurements were carried out at 30°C. The XRD patterns show that a peak at $2\theta \sim 14.5^\circ$, which is indexed as the (020) crystallographic direction, increases with increasing annealing temperature. There is strong relation between the positive bias stress of TFT devices and the crystallinity of the parylene-C layer. This result indicates that a positive shift in $V_{TH}$ is associated with the presence of dipoles in parylene-C layers. One of the hydrogen atoms in the benzene ring of parylene-C is substituted by a chlorine atom (Figure 1b). The hydrogen atoms have a positive ionic character, while the chlorine atom has a negative ionic character. The XRD results indicate that the parylene-C thin-film layers have amorphous-like crystallinity when the layers are annealed at low temperatures less than 50°C. However, annealing at temperatures over 50°C causes the crystalline growth in the parylene-C layers. The glass-transition temperature ($T_g$) of 500-nm-thick parylene-C layer is about 45°C, which is indexed as the (020) crystallographic direction, and increases with increasing annealing temperature. The out-of-plane XRD measurements show that the (020) peak increases through the annealing process, which represents the parylene-C molecular chains stack along the c-axis. Each chlorine atom in a single repeating unit of parylene-C molecule is located randomly upward or downward along the main chain direction when a gate voltage is not applied between gate and source electrodes. When a gate voltage is applied ($V_{GS} < 0$ V), chlorine atoms gradually align upwards by free rotation because of their negative ionic characteristics. The origin of the linear increase in the positive bias shift effect is probably due to the total dipole polarization oriented in the gate-source direction, which increases linearly with increasing the crystallite size through the annealing procedure.

5. Conclusions

In conclusion, we have found that the organic TFT devices with parylene-C layers as gate dielectrics exhibited positive bias shifts under the negative DC gate-source voltages, yet there was almost no hysteresis found in the transfer characteristics. The crystalline domains were aligned and grew via an annealing procedure, which caused the bias shift in the fabricated organic TFT devices to reverse. This tendency to reverse threshold voltage shifts under the DC bias voltage could potentially be useful in controlling TFT devices with stable bias.

Acknowledgements

The authors would like to acknowledge the Japan Science and Technology Agency (JST) for their support of this work.

References