Impacts of interfacial insulator on poly-crystalline germanium growth in low temperature processing

Shoichi Kabuyanagi\textsuperscript{1,2}, Tomonori Nishimura\textsuperscript{1,2}, Kosuke Nagashio\textsuperscript{1,2} and Akira Toriumi\textsuperscript{1,2}

\textsuperscript{1}Department of Materials Engineering, The University of Tokyo, \textsuperscript{2}JST-CREST

7-3-1 Hongo, Bunkyo-ku, Tokyo 113-8656, Japan

Phone: +81-3-5841-1907 Fax: +81-3-5841-1907 E-mail: kabuyanagi@adam.t.u-tokyo.ac.jp

1. Introduction

Germanium (Ge) is considered to be promising materials to realize not only for high mobility more Moore technology but also for more than Moore application such as 3D-LSI [1] or “channel-last devices” such as BiCS Flash Memory [2], because of its higher carrier mobility as well as the low processing temperature. In fact, solid phase crystallization (SPC) of amorphous Ge (a-Ge) has been demonstrated at low temperature [3]. In this study, we focus on effects of the interfacial insulator on Ge crystallization and on electrical properties of polycrystalline Ge (poly-Ge) TFTs.

2. Fabrication of poly-Ge TFTs

We prepared Y\textsubscript{2}O\textsubscript{3}, Al\textsubscript{2}O\textsubscript{3} or GeO\textsubscript{2} by rf-sputtering on SiO\textsubscript{2} thermally grown on n\textsuperscript{+}-Si(100) substrate, followed by annealing in N\textsubscript{2}+O\textsubscript{2} ambient for 30 sec at 600°C. 20-nm thick a-Ge was evaporated in UHV (Fig. 1(a)-(b)). Subsequently, 80-nm SiO\textsubscript{2} was deposited as the capping layers, which suppressed the roughening of poly-Ge surface during SPC. SPC was carried out by the two-step annealing [3]. After removing the capping layer, several length Ge islands were defined by wet etching, and Al was deposited and patterned for source/drain for selected Ge islands. Al was also deposited on the backside of Si wafer as the back gate electrode. Raman spectroscopy measurement was performed for analyzing the crystallized films, and I-V characteristics in poly-Ge TFTs were measured (Fig. 1(c)).

3. Result and Discussion

It is reported that GeO\textsubscript{2}/Ge intrinsically has as a good interface as SiO\textsubscript{2}/Si [5, 6], and that rare-earth materials are very intimate with Ge [7]. 20-nm Ge deposited on GeO\textsubscript{2}, however, disappeared during SPC by the reaction of Ge with GeO\textsubscript{2} [4]. Good interface of GeO\textsubscript{2} on Ge wafer is not applicable for poly-Ge growth on GeO\textsubscript{2}.

Fig. 2 shows electrical properties of poly-Ge TFTs fabricated on three kinds of insulators. The clear difference in (a) $I_{D}-V_{G}$ characteristics of poly-Ge TFTs indicates that the selection of interfacial insulator is critically important for achieving better TFT in terms of both on/off ratio and on-current. The best FET result in this study was observed in the case fabricated on SiO\textsubscript{2} as shown in Fig. 2(b). Although the highest field effect mobility obtained so far in our study is about 40 cm\textsuperscript{2}/Vs which is still lower than the best reported value in poly-Ge TFT [8], it is already higher than poly-Si TFT fabricated by SPC [9] and can be further improved.
To investigate the origin of these differences in electrical properties, we compared the resistivity and the crystallinity of poly-Ge films on three kinds of insulators, where the latter was evaluated by Raman spectroscopy. As shown in Fig. 3, the FWHM of Ge peak in Raman spectra on Y$_2$O$_3$ is larger than that on SiO$_2$ or on Al$_2$O$_3$. It indicates that poly-Ge on Y$_2$O$_3$ has smaller crystallites compared with those on SiO$_2$ or Al$_2$O$_3$, by assuming that the FWHM is attributable to a relaxation of the q-selection rule with decreasing grain size and the disappearance of long range order [10]. Thus, the crystallinity of poly-Ge grown on Y$_2$O$_3$ is poor, resulting in the lower on-current of poly-Ge TFT because of the existence of more grain boundaries which can be the potential barriers for carrier transport. On the other hand, there are no differences of the resistivity and crystallinity in poly-Ge films between on SiO$_2$ and on Al$_2$O$_3$, while the on/off ratio is clearly larger in poly-Ge on SiO$_2$. It is inferred that there might be more defects at the poly-Ge/Al$_2$O$_3$ interface than those at poly-Ge/SiO$_2$, though the bulk Ge properties are roughly the same. This is quite consistent with the subthreshold characteristics difference in TFT between on SiO$_2$ and Al$_2$O$_3$.

To clarify the reason for the crystallinity degradation of poly-Ge on Y$_2$O$_3$, we evaluated the incubation time of SPC on three kinds of insulators. After annealing a-Ge/insulator/Si (as shown in Fig. 1(a) and (b)) at 500°C in N$_2$ ambient for 5–15 min, the crystallinity ($X_c$) was evaluated by using the following equation:

$$X_c = (S_c + S_a)/(S_c + S_a + S_b),$$

where $S_c$, $S_a$, and $S_b$ are the integrated Raman peak intensities corresponding to amorphous Ge, microcrystalline Ge (μ-Ge) and crystalline Ge (c-Ge), respectively, which are derived from the three-peak fitting method with weighted gaussian function [11]. Fig. 4 shows crystallinity of poly-Ge on three kinds of insulators as a function of annealing time. It is clearly observed that the nucleation of a-Ge starts in the shorter annealing time on Y$_2$O$_3$ than on SiO$_2$ and on Al$_2$O$_3$. It indicates that the nucleation of a-Ge can occur more easily on Y$_2$O$_3$, and that the size of crystallites should be smaller. It is likely that the nucleation from a-Ge occurs more easily on the insulator which shows good electrical properties on single crystalline Ge. It is inferred that the YGeO$_3$ formation at Ge/Y$_2$O$_3$ interface may promote the migration of Ge atoms near the interface and accelerate the nucleation of a-Ge on Y$_2$O$_3$ easier than on SiO$_2$ and on Al$_2$O$_3$. Fig. 5 shows a schematic view of the crystallization process about why Y$_2$O$_3$ surface can drive the Ge crystallization. Through the mixing process of Ge with Y$_2$O$_3$, the Ge crystallization energy barrier may be lowered thanks to the easy bond breaking in a-Ge and the critical nucleation radius is likely to be reduced, though the further investigation is obviously needed to clarify the microscopic origin.

4. Conclusions

We investigated poly-Ge TFTs fabricated on various insulators and demonstrated the importance of the interfacial insulator selection for making the best of Ge advantages in terms of the low temperature process. It is concluded that the insulator which is intimate with Ge substrate such as GeO$_2$ or Y$_2$O$_3$, is not adequate for fabricating high performance Ge TFT.

References