# Interface Reaction Control by Gate Metal Selection for Improving Thermal Stability of La<sub>2</sub>O<sub>3</sub>-gated InGaAs MOS Capacitors

D. H. Zadeh<sup>1</sup>, Y. Suzuki<sup>1</sup>, H. Omine<sup>1</sup>, K. Kakushima<sup>2</sup>, P. Ahmet<sup>1</sup>, Y. Kataoka<sup>2</sup>, A. Nishiyama<sup>2</sup>, N. Sugii<sup>2</sup>, K. Tsutsui<sup>1</sup>, K. Natori<sup>1</sup>, T. Hattori<sup>1</sup>, and H. Iwai<sup>1</sup>

<sup>1</sup>Frontier Research Center, Tokyo Institute of Technology, 4259 Nagatsuta, Midori-ku , Yokohama, 226-8502 Japan

Phone: +81-45-924-5847, E-mail: zade.d.aa@m.titech.ac.jp

<sup>2</sup>Interdisciplinary Graduate School of Science and Engineering, Tokyo Institute of Technology

4259 Nagatsuta, Midori-ku, Yokohama, 226-8502 Japan

### 1. Introduction

III-V material and in particular InGaAs are recognized as one of the leading candidates to replace Si as *n*-channel material in metal-oxide-semiconductor field effect transistors (MOSFETs) because of their higher injection velocity [1]. Recently high performance InGaAs MOFETs have been demonstrated, with most of the studies focusing on Al<sub>2</sub>O<sub>3</sub> or HfO<sub>2</sub> as gate dielectric. Although significant progress has been made in improving dielectric/InGaAs interface, the best of these results have been reported for Al<sub>2</sub>O<sub>3</sub>/InGaAs interfaces. Thus scaling of InGaAs gate stacks has been very limited due to low dielectric constant ( $k \sim 9$ ) of Al<sub>2</sub>O<sub>3</sub> and its relatively small thermal processing window ( < 400 °C). HfO<sub>2</sub> (only)-gated devices on the other hand, still exhibit large midgap interface state density ( $D_{it}$ ) which degrades their device performance [2].

La<sub>2</sub>O<sub>3</sub> ( $k \sim 24$ ) can intermix with the substrate through the formation of Ga-O-La and In-O-La bonds (fig. 2 (a) to (c), fig. 3 (b)). Similar bonding patterns for La<sub>2</sub>O<sub>3</sub> can be observed on Si-sub (La-silicate) and Ge-sub (La-germanate), which can significantly improve interface quality [3]. This is in contrast to HfO<sub>2</sub> which promotes the formation of Ga- and As-suboxides at HfO<sub>2</sub>/InGaAs interface (fig. 2 (a) to (c), fig. 3 (a)). These suboxides are regarded as the main reason for increased  $D_{it}$  value in HfO<sub>2</sub> gate stacks [4].

In this study, the effect of gate metal on  $La_2O_3/In_{0.53}Ga_{0.47}As$  interface quality is experimentally presented. It is shown for the first time that suppressing oxygen supply by employing Metal Inserted Poly-silicon (MIPS) stack, leads to significant improvement in C-V characteristics and thermal stability of  $La_2O_3/In_{0.53}Ga_{0.47}As$  interface.

## 2. Experimental details

Capacitors were fabricated on S-doped *n*-In<sub>0.53</sub>Ga<sub>0.47</sub>As (dopant:  $2 \times 10^{16}$  cm<sup>-3</sup>) epiaxially grown on InP substrate. Substrates were degreased by acetone and ethanol and treated with concentrated HF and (NH<sub>4</sub>)<sub>2</sub>S at room temperature for oxide removal and surface passivation. La<sub>2</sub>O<sub>3</sub> film was deposited by e-beam evaporation and W gate electrode was in-situ deposited by RF magnetron sputtering. TiN and Si were subsequently deposited by RF sputtering to fabricate MIPS gate stacks. Post-metallization anneals (PMA) were carried out in forming gas (N<sub>2</sub>:H<sub>2</sub>= 97:3%) ambient for 5 min.

#### 3. Results and discussion

The schematic in fig. 4 illustrates the effect of gate metal selection on controlling the amount of oxygen diffusion

into gate stack. Fig. 5(a)- and (b)-bottom shows the C-V characteristics for capacitors with and without TiN capping layer. A qualitative comparison of these C-V curves already points to an improved interface property of capacitor with TiN/W gate electrode. For the capacitor with TiN/W -gated MOSCAPs, the capacitance in depletion reaches its ideal value of 0.07  $\mu$ F/cm<sup>2</sup> and the upturn of capacitance in negative bias is suppressed for high frequencies. This indicates lower midgap interface state density and a sharper band-bending [5]. Also, the conductance [fig. 5(b)-up] is decreasing at increasing voltage and much lower at negative voltage compared to W-gated MOSCAP [fig. 5(a)-up]. This shows a smaller contribution from gate leakage current [6]. The effect of annealing temperature on capacitance equivalent thickness (CET) growth for both gate structures is shown in fig. (6). Higher temperature tolerance of TiN/W-gated MOSCAPs could be due to suppressed interface reaction caused by oxygen-blocking effect of TiN capping layer. The added effect of oxygen barrier was investigated through MIPS structure [4], fabricated according to the flow shown in Fig. 7. The Si layer at the top of gate stack blocks the diffusion of oxygen even at higher annealing temperatures. Fig. 8 shows well behaved C-V curves for MIPS-stacked structure after annealing at 500 °C and a subsequent low temperature anneal at 320 °C after Si removal. Gate leakage current of three gate stacks with almost same CET is presented as a function of annealing temperature in Fig. 9. MIPS-stacked MOSCAPs have two orders of magnitude smaller leakage current density at higher annealing temperature.

## 4. Conclusion

It was shown that gate metal selection is a key factor in controlling La<sub>2</sub>O<sub>3</sub>/InGaAs interface reaction. Metal inserted poly-Si structure was found to be an effective structure for oxygen diffusion control and scalability potential.

## Acknowledgements

This work was granted by JSPS through FIRST Program initiated by the Council for Science and Technology Policy (CSTP). The authors would also like to thank H. Nohira with Tokyo City University for XPS measurements.

#### References

- [1] M. Passlack, et al., Appl. Phys. Lett. 83, 5262 (2003).
- [2] L. K. Chu, et al., Appl. Phys. Lett. 99, 042908 (2011).
- [3] T. Kawanago, et al., Trans. Electron Devices 59, 269 (2012).
- [4] H. Zhao, et al., Appl. Phys. Lett. 95, 253501 (2009).
- [5] R. Engel-Herbert, et al., J. App. Phys. 108, 124101 (2010).
- [6] A. Ali, et al., Trans. Electron Devices 57, 742 (2010).



