

# Investigation of trapping properties in AlGaIn/GaN HEMT heterostructures grown on silicon with thick buffer layers

Joseph Freedman,\* Toshiharu Kubo and Takashi Egawa

Research centre for Nano-Device and System, Nagoya Institute of Technology

Gokiso-cho, Showa-ku, Nagoya 466-8555, Japan

\*E-mail: freedy54@gmail.com

## 1. Introduction

GaN based high electron mobility transistor (HEMT) heterostructures grown on silicon substrate are attractive due to their low cost, high power and high speed switching device operations [1,2]. However, the growth of high quality HEMT heterostructures is quite challenging mainly because of large thermal mismatch (~17 %) for GaN on silicon. As a result, large concentration of dislocation or defect arises which can eventually hamper hetero-interface transport properties. Moreover, the trap states near the hetero-interface can also limit their performance during rf applications [3]. Therefore, to overcome these challenges superior buffer layer design is essential for metal organic chemical vapor deposition (MOCVD) grown AlGaIn/GaN heterostructures on silicon. In this work, we report on the improvements in AlGaIn/GaN heterostructures and its interface properties by using multipairs of buffer layers.

## 2. Device fabrication

The AlGaIn/GaN heterostructures were grown using Taiyo Nippon Sanso SR 4000 MOCVD system. The active device structure consists of AlGaIn barrier and GaN layers with thickness of 25 nm and 1  $\mu\text{m}$  respectively. The Al composition in the barrier layer was fixed as 26 %. To study the AlGaIn/GaN HEMT interface properties an increasing sequence of AlN/GaN buffer layer thickness ( $T_{\text{buff}}$ ) were used. The total epilayer thickness ( $T_{\text{tot}}$ ) is given by the summation of GaN layer thickness ( $T_{\text{GaN}}$ ) and  $T_{\text{buff}}$ .

Conventional device fabrication started with mesa isolation using  $\text{BCl}_3$  plasma based reactive ion etching. The devices were passivated using electron beam evaporated 100 nm thick  $\text{SiO}_2$ . Ohmic patterns were performed using conventional photolithography followed by metallization of Ti/Al/Ni/Au (20/80/12/40 nm) metal stacks. The ohmic contacts were annealed at 850°C using infra-red lamp annealing for 30s in  $\text{N}_2$  ambient. Gate lithography was performed to define metallic Schottky gate. Finally, gate and contact metals Pd/Ti/Au (40/20/60 nm) was deposited followed by lift off procedures. Schottky barrier diodes of uniform area ( $7.07 \times 10^{-4} \text{ cm}^2$ ) were used for the conductance measurements.

## 3. Results and Discussion

The crystal quality of GaN layer with increasing  $T_{\text{buff}}$  were analyzed by measuring (0004) and (10-10) crystallographic reflections by high resolution X-ray rocking curve (HR-XRC) measurements using Philips Xpert x-ray dif-

fractometer. The calculated screw dislocation density for AlGaIn/GaN heterostructures with various  $T_{\text{tot}}$  was around  $\sim 1.5 \times 10^9 \text{ cm}^{-2}$ . Meanwhile, the calculated edge dislocation density ( $D_{D\text{-edge}}$ ) were found to decrease considerably with increasing  $T_{\text{tot}}$  and was low ( $\cong 52 \%$ ) for the heterostructures grown using thicker  $T_{\text{buff}}$  as shown in Fig. 1. The decrease in  $D_{D\text{-edge}}$  is attributed to the increase in  $T_{\text{buff}}$  which can overcome the large lattice mismatch between GaN and silicon substrate.

Low temperature (77 K) Hall measurements for these heterostructures yielded high carrier densities in the range of  $\sim 0.8 \times 10^{13} \text{ cm}^{-2}$  with an increasing carrier mobility ( $\mu_H$ ) values for thicker  $T_{\text{tot}}$ . A plot of  $\mu_H$  measured as a function of  $T_{\text{tot}}$  is also shown in Fig 1. As seen in the figure, the  $\mu_H$  was enhanced by 50 % for heterostructures grown on thick  $T_{\text{buff}}$  - 5  $\mu\text{m}$ , compared to similar structures grown on thin  $T_{\text{buff}}$  - 1.25  $\mu\text{m}$ . The increase in  $\mu_H$  reveals good quality AlGaIn/GaN heterostructures relatively with a smoother hetero-interface and reduced  $D_{D\text{-edge}}$  in case of structures grown using thicker  $T_{\text{buff}}$ . A high concentration of dislocations/defects near the hetero-interface can ultimately limit the  $\mu_H$  due to interface roughness scattering (IRS) and/or dislocation related scattering [4].




Fig. 1. Plot of calculated edge dislocation densities from XRC results and measured carrier mobilities versus total epilayer thickness for AlGaIn/GaN HEMT heterostructures grown with increasing buffer layer thickness.

Further, to quantitatively characterize the hetero-interface trapping properties frequency dependent conductance method was employed. Trap detection near the AlGaIn/GaN interface or the channel is very much possible from conductance analyses by selecting gate voltages near the depletion [5]. Capacitance voltage (C-V) and conduct-

ance voltage ( $G$ - $V$ ) measurements were performed between frequency ranges (1 kHz -5 MHz) by sweeping the gate bias ( $V_g$ ) using Agilent B1505 power device analyzer. The amplitude of ac signal was fixed as 20 mV and the measurement period was long enough, so that small signal conditions were maintained. A small negative shift in threshold voltage ( $\Delta V_{th} \sim 0.12$  V) was observed on increasing the  $T_{tot}$ . To evaluate the trapping parameters, the equivalent parallel conductance/angular frequency ( $G_p/\omega$ ) values near the depletion region were fitted to the equation (1) [5-7].

$$\frac{G_p}{\omega} = \frac{qD_T}{2\omega\tau_t} \times \ln [1+(\omega\tau_t)^2], \quad (1)$$

In this equation, the  $D_T$  and  $\tau_T$  are the trap state densities and trap state time constant that are evaluated by fitting the experimental  $G_p/\omega$  values. As shown in Fig. 2, typical  $G_p/\omega$  fitting curves against  $\omega$  for selected gate voltages near the depletion region ( $V_g < V_{th}$ ) showed an excellent agreement with the experimental  $G_p/\omega$  results. Two kinds of traps namely slow and fast were evaluated for all the devices. The slow traps are surface related while the fast traps could be present near the hetero-interface or the channel as passivation had no effect on these traps [3].




Fig. 2. Parallel conductance as a function of radial frequency at selected gate voltages near depletion region for AlGaIn/GaN HEMT heterostructures with increasing buffer layers thickness. Solid lines represent the fitting curves of experimental  $G_p/\omega$  values.

The densities of slow traps ( $D_{st}$ ) evaluated were in the order  $\sim 0.5 \times 10^{12} \text{ cm}^{-2} \text{ eV}^{-1}$  with slow trap time constant ( $\tau_{st}$ ) range between (0.3 – 1 ms). On the other hand, a decreasing trend in hetero-interface trap state density ( $D_{it}$ ) with an exact exponential dependence of interface trap time constant ( $\tau_{it}$ ) on applied gate bias was observed for the heterostructures grown with increasing  $T_{buff}$ . This signifies the presence of continuum of trap states near the channel as well as significant reduction in  $D_{it}$  by improving the AlGaIn/GaN het-

erostructures quality with thick buffer layers. A  $D_{it-min}$  value of  $2.5 \times 10^{10} \text{ cm}^{-2} \text{ eV}^{-1}$  was evaluated for AlGaIn/GaN heterostructures grown with  $T_{buff} \sim 5 \mu\text{m}$ . In contrast, the  $D_{it-min}$  value for similar heterostructures grown with thin  $T_{buff} \sim 1.25 \mu\text{m}$  was  $1 \times 10^{11} \text{ cm}^{-2} \text{ eV}^{-1}$ .

#### 4. Conclusion

The buffer layer thickness was increased in order to improve the quality of MOCVD grown AlGaIn/GaN heterostructures on low cost and large area silicon substrate. Trapping properties near the interface were quantitatively characterized using frequency dependence conductance analyses. A low  $D_{it-min}$  value of  $2.5 \times 10^{10} \text{ cm}^{-2} \text{ eV}^{-1}$  was evaluated for AlGaIn/GaN heterostructures grown with  $T_{buff} \sim 5 \mu\text{m}$  against a  $D_{it-min}$  value of  $1 \times 10^{11} \text{ cm}^{-2} \text{ eV}^{-1}$  for similar heterostructures grown with thin  $T_{buff} \sim 1.25 \mu\text{m}$ . The interface trap time constants also revealed an exact exponential dependence against applied gate bias near depletion. Furthermore, the HR-XRC and Hall results also confirms that increasing the buffer layers thickness improves the AlGaIn/GaN heterostructure and its interface properties as evident from reduced dislocation densities and enhanced carrier transport properties respectively.

#### Acknowledgements

The author J.J.Freedsman acknowledges the doctoral fellowship from the Ministry of Education, culture, sports, science and technology (MEXT), Govt. of Japan.

#### References

- [1] J. J. Freedsman, T. Kubo, S. L. Selvaraj, and T. Egawa, Jpn. J. Appl. Phys. **50** (2011) 04DFO3-1.
- [2] S. Arulkumaran, S. Vichnesh, N. G. Ing, S. L. Selvaraj and Takashi Egawa, Appl.Phys.Express. **4** (2011) 084101.
- [3] R. Stoklas, D. Gregusova, J. Novak, A. Vescan, and P. Kordos, Appl. Phys.Lett. **93** (2008)124103.
- [4] D. Jena, A. C. Gossard and U. K. Mishra, Appl.Phys. Lett. **76** (2000)1707.
- [5] R. M. Chu, Y. G. Zhou, K. J. Chen and K. M. Lau, Phys. Stat. Sol. **C. 7**, (2003) 2400.
- [6] J. J. Freedsman, T. Kubo and T. Egawa, Appl.Phys. Lett. **99** (2011) 033504.
- [7] J. J. Freedsman, T. Kubo and T. Egawa, AIP Advances **2**, (2012) 022134.