# Impact of overshoot current on SET operation of Atom Switch 

T. Sakamoto, M. Tada, M. Miyamura, N. Banno, K. Okamoto, N. Iguchi, and H. Hada Low-power Electronics Association ${ }^{8}$ Project (LEAP), 16-1 Onogawa, Tsukuba, Ibaraki 305-8569, Japan<br>(Phone) +81-29-879-8263, $($ FAX $)+81-29-856-2622$


#### Abstract

Current overshoot has significant impact on the control of resistance and reliability of resistive change device such as atom switch. We have demonstrated that the amplitude of current overshoot, caused by charging parasitic capacitance, strongly depends on transition time of resistive switching. The variation of transition time affects on ON conductance of atom switch.


Atom switch has its compactness, low resistivity and large ON/OFF conductance ratio. The atom switch is applicable to programmable switch, which realizes a three-dimensional FPGA with low power and high performance [1]. One of the issues for the resistive switch is a variation in switching characteristics. In this paper, we have clarified the impact of overshoot current on switching characteristics.

Atom switch composed of a solid electrolyte (Fig. 1) $\left(\mathrm{PSE} / \mathrm{TiO}_{2} \quad[1]\right)$ shows a bipolar switching. When a positive voltage is applied to Cu electrode, $\mathrm{Cu}^{+}$ ions migrate within solid electrolyte and a nanometerscale metallic bridge is formed (Fig. 2(a)) [1-4]. For RESET operation, the electromigration breaks the bridge, and then, Cu residues are retrieved by the ion migration (Fig. 2(b)).

Figure 3 shows the 16 kb switch array to evaluate switching characteristics. The voltages on GBL, BL, and SL are externally applied. The pulse width is precisely defined by WE with Schmitt trigger circuit. The 1T1R cell has parasitic capacitance to evaluate the effect of overshoot current on the resistive switching.

Figure 4 shows the current transient during the SET operation. When the pulse voltage is applied to SL terminal in Fig. 3, the atom switch turns on and current on BL terminal changes with a certain delay. The resistive transition is too fast to observe in our measurement setup. After the transition, the current saturates. Thus, the SET operation is composed of three steps: incubation, transition, and settling step. Figure $5(a)$ shows the distribution of ON conductance for different pulse width. The transition step finishes within 100 nsec , and then the bridge growth saturates in settling step. The change in the conductance of the resistive switch with 1T1R configuration is well explained by thermally-activated ion-migration model [5]. During the transition, the fast increase of conductance reduces the voltage across the atom switch, resulting in an exponential decrease of the driving force for ion migration, thus suppressing growth. During settling step, the bridge slowly grows while the voltage across the switch is regulated by a negative feedback loop under current limiting scheme in 1T1R. For our case, the conductance is roughly proportional to the logarithm of pulse width (Fig. 5(a)). The conductance is also proportional to
the control current of BL transistor $\left(\mathrm{I}_{\mathrm{C}}\right)$.
Figure 5(b) shows the effect of the parasitic capacitance between the atom switch and BL transistor. The on conductance ( $\mathrm{G}_{\mathrm{ON}}$ ) has a wider distribution and a larger value compared with the cell with small parasitic capacitance. The conductance at $-2 \sigma$ in Fig. 5(b) is similar to that in Fig. 5(a), but the conductance at $+1 \sigma$ (shown by dotted line) becomes larger. In Fig. 6, the conductance at $+1 \sigma$ for different pulse width and $\mathrm{I}_{\mathrm{C}}$ shows that the distribution of $\mathrm{G}_{\mathrm{ON}}$ approaches to that for $G_{\text {ON }}$ under small parasitic capacitance when $\mathrm{I}_{\mathrm{C}}$ or pulse width increases.

Large $\mathrm{G}_{\mathrm{ON}}$ in Fig. 5(b) is due to the current overshoot at the resistive transition in Fig. 4 [5,6]. During the transition, the voltage at the node between the switch and BL transistor abruptly changes and the parasitic capacitor is charged, resulting in flowing a large current through the switch.

The transient voltage and current during SET operation is calculated by using SPICE, where we assume that the resistance linearly changes by 3 orders of magnitude within transition time ( $\mathrm{t}_{\text {TRAN }}=0.1,0.3$, or 1 ns ) (Fig. 7). As shown in Fig. 8, the current overshoot (IOVER) strongly depends on $t_{\text {TRAN }}$. For $t_{\text {TRAN }}=$ 0.1 ns , the current overshoot is three times larger than $\mathrm{I}_{\mathrm{C}}$. The variation in $\mathrm{I}_{\text {OVER }}$ is still considerable for $\mathrm{C}_{0}=0.56 \mathrm{fF}$ when $\mathrm{t}_{\text {TRAN }}<0.1 \mathrm{nsec}$. The time to charge parasitic capacitance is estimated to be below 10 ps . Thus, the capacitance is charged within transition time, resulting in large $I_{\text {OVER }}$ for fast $t_{\text {Tran }}$. Figure 8 also shows that $\mathrm{I}_{\text {OVER }}$ in Fig. 7 decreases with increasing also $\mathrm{I}_{\mathrm{C}}$, which is consistent with Fig. 6.

When we assumes that $G_{\text {ON }}$ linearly depends on the maximum in transient current in Fig. 7(b) and that $\mathrm{I}_{\mathrm{C}}$ of $350 \mu \mathrm{~A}$ gives $\mathrm{G}_{\text {ON }}$ of 0.34 mS in Fig. $5(\mathrm{a}), \mathrm{t}_{\text {TRAN }}$ has a range of 0.1 to 1 nsec.
Summary: Atom switch is set shortly by ion migration within 100 ns . The range of transition time of $0.1 \sim 1 \mathrm{nsec}$ is estimated. The variation in ON conductance is originated from that in the transition time. It is essential to reduce the variation in the transition time or extend the time.

This work was performed as "Ultra-Low Voltage Device Project" funded and supported by METI and NEDO. A part of the device processing was operated by AIST, Japan.

## References

[1] M. Tada, et al., IEEE IEDM, pp. 403, 2010.
[2] M. Miyamura, et al., ISSCC, pp. 21, 2011.
[3] T. Sakamoto et al., VLSI Tech., pp. 130, 2009.
[4] N. Banno, et al., IRPS, pp. 707, 2008.
[5] D. Ielmini, et al., IEEE ED, Vol. 58, pp. 4309, 2011.
[6] An Chen, et al., IRPS, MY.2.1, 2012.


Figure 1.TEM image of atom switch embedded in 65 nm 1P5M CMOS, schematic atom-switch stack using $\mathrm{PSE} / \mathrm{TiO}_{2}$ solid electrolyte and process flow.


Figure 3. Measurement configuration of atom switch connected to two transistors: BL Tr. and SL Tr. in 16kb switch array. BL Tr. controls SET current. Node between atom switch and BL transistor is loaded by parasitic capacitance of 44 or $0.56 \mathrm{fF}\left(=\mathrm{C}_{0}\right)$.


Figure 5. Distribution of ON conductance for different parasitic capacitance of (a) 0.56 fF and (b) 44 fF and different pulse width. Current is controlled at $350 \mathrm{uA}\left(=\mathrm{I}_{\mathrm{C}}\right)$ by BL transistor.
(a)


Figure 7. Calculated (a) transient voltage $\left(\mathrm{V}_{\mathrm{SW}}\right)$ and (b) current $\left(\mathrm{I}_{\mathrm{SW}}\right)$ of atom switch during SET operation with $\mathrm{C}_{0}=44 \mathrm{fF}$ and $\mathrm{V}_{\mathrm{SL}}=4 \mathrm{~V}$. Resistance of atom switch is linearly changed within $\mathrm{t}_{\text {TRAN }}$.
(a)


Figure 2 Schematic of (a) SET and (b) RESET operation.


Figure 4. Current on $\mathrm{BL}\left(\mathrm{I}_{\mathrm{BL}}\right)$ during SET operation for pulse voltage on SL $\left(\mathrm{V}_{\mathrm{SL}}\right)$. SET process composed of 3 steps: "Incubation", "Transition", and "Settling" steps.


Fig. 6 Conductance at one sigma in Fig. 5 for different voltage pulse-width or control current $\mathrm{I}_{\mathrm{C}}$.


Figure 8. Current overshoot ( $\mathrm{I}_{\text {OVER }}$ ) in Fig.7. Current overshoot for different condition is also calculated.

