

Experimental Study on SET/RESET Conditions for Graphene ReRAM

Aya Shindome^{1,3}, Tsunaki Takahashi³, Shunri Oda², and Ken Uchida^{1,3}

¹Dept. of Physical Electronics & ²QNERC, Tokyo Institute of Technology, 2-12-1-S9-11, Ookayama, Meguro, Tokyo, 152-8552, Japan

³Dept. of Electrical and Electronics Engineering, Keio University, 3-14-1 Hiyoshi, Kohoku, Yokohama, Kanagawa 223-8522, Japan

Phone/Fax: +81-3-5734-3854, E-mail: shindome@ssn.pe.titech.ac.jp, uchidak@elec.keio.ac.jp

1. Introduction

Due to the outstanding electrical and thermal properties, graphene has attracted great attentions as a new material for future nanoscale electron devices. Many studies have been reported on applications of graphene in FETs [1], interconnects [2], and diodes [3]. We have reported that two-terminal graphene device operates as resistive random access memory (ReRAM) [4]. Although there are some reports on memory effect in graphene [5, 6], bias conditions for SET/RESET have not been fully studied. In this study, we investigated the bias conditions to observe ReRAM effects in graphene. It is found that, for the SET operation, high drain or high gate voltage is necessary whereas electrical current can be quite small.

2. Experimental

Two- or four-terminal (2-T or 4-T) graphene ReRAMs shown in Fig. 1 were utilized. The four terminals are referred as T₁ to T₄. The voltage and current between two terminals, for example T₁/T₄ as the biased/reference nodes, are expressed as V₁₄ and I₁₄. All the electrical measurements were performed in the vacuum chamber at the pressure of lower than 10⁻² Pa.

3. Results and Discussion

A. Location of ReRAM Point in 4-T Devices

It is sometimes speculated that the ReRAM effect may originate from graphene/metal interface. In order to clarify the location of ReRAM effect, we utilized 4-T devices. The forming operation between T₁ and T₄ (T₁-T₄ forming) is shown in Fig. 2. The resistive changes in three areas (T₁-T₂, T₂-T₃, T₃-T₄) of 4-T devices after T₁-T₄ forming/SET operations are shown in Fig. 3a. Although the bias is applied only to T₁, only the resistance of T₂-T₃ area is changed. I_D-V_G of T₁-T₂ area after T₁-T₄ forming/SET is shown in Fig. 3b, indicating that the characteristics of T₁-T₂ area are independent of T₁-T₄ operations. These results clearly demonstrate that the graphene/metal interface is not the origin of the ReRAM effect.

B. SET/RESET Conditions for Two Series ReRAM Points

A system containing two ReRAM points is built by two forming processes (Fig. 4a). The first ReRAM operation point was formed in T₂-T₃ area by T₁-T₃ forming. The second one was formed in T₁-T₂ area by T₁-T₂ forming.

SET operation is performed by applying V₁₃ when both the operation points are in high resistance state (HRS) as shown in Fig. 4b, leading to the successful SET operations for both the ReRAM points. On the contrary, in RESET operation, where V₁₃ is applied to the system containing two low resistance state (LRS) points, the higher resistance LRS point switched to HRS and the lower resistance LRS point did not (Fig. 4c). This implies that only one ReRAM point exists between the nearest two terminals. Once ReRAM point is constructed by forming operation, the resistance of ReRAM point is higher than other areas. Thus, another ReRAM point will not be newly generated.

C. Interference between Two ReRAM Points

To investigate the interference between two ReRAM points, the effect of electrical readout on the adjacent device is studied. Figure 5a shows that I₁₂-V₁₂ measurement (V₁₂ < 1.5 V) throws no impact on the T₂-T₃ ReRAM point.

On the other hand, I_D-V_G measurement of the T₁-T₂ ReRAM

point influences the resistance state of T₂-T₃ ReRAM point (Fig. 5b). The resistance of T₂-T₃ area was decreased by approximately 10⁶ in magnitude; SET operation was performed by I_D-V_G measurement in the adjacent device. To analyze its origin, V_G was applied to 2-T ReRAM in HRS with V_S = V_D = 0 V as shown in Fig. 6. During the measurement, I_S, I_D, and I_G are monitored, showing that SET operation is possible by V_G with extremely low I_D. Another measurement confirms that the absolute value of V_G needs to be higher than the specific value, whereas the polarity of V_G is not important.

To further examine the SET operation, I_D and V_D necessary to switch from HRS to LRS are obtained. Figure 7a shows the definition of SET voltage (V_{SET}) and current (I_{SET}). The relationships between R_{HRS} and V_{SET} as well as R_{HRS} and I_{SET} are shown in Fig. 7b, suggesting that the SET operation is driven by the voltage, or potential difference, in ReRAM device.

The application of either V_D or V_G enables SET operation. However, RESET operation can be achieved only by V_D. It is prospected that SET and RESET operations have different mechanisms for the resistance change.

D. Evaluation of SET operation by Gate Voltage

Figure 8a shows the resistance distribution after the SET operation by V_G. Although SET operation occurs with *floating source/drain*, resistance distribution is much wider and the retention characteristics are worse than those obtained with *grounded source/drain* (Fig. 8b).

Figure 9a shows the time dependence of I_D during three operations with V_D of 1 V. The left, middle, right figures correspond to read (HRS), SET, read (LRS) operations. As shown in the middle figure, until the time when the application of V_G was finished, the I_D is kept at the same value. This result suggests that SET operation occurred at the transient of V_G down to 0 V.

Another experiment also supports this idea. When V_G is dropped with a small step of 1 V after the same SET operation as the one shown in Fig. 6, SET operation fails. This situation is shown in Fig. 9b. This result means that for SET operation abruptness of the V_G change is necessary.

4. Conclusions

The bias conditions for SET/RESET operation in graphene ReRAM have been studied. It is shown that ReRAM effects occur in a limited part of graphene channel and that ReRAM effect is not due to the graphene/metal interface. It is suggested that the SET operation is driven by the voltage, or potential difference, in ReRAM device. In addition, it is confirmed that SET operation is possible by V_G with extremely low I_D. SET operation occurred at the transient of V_G down to 0 V.

Acknowledgment: This research is funded by JSPS through its "Funding Program for Next Generation World-Leading Researchers".

References:

- [1] K. S. Novoselov *et al.*, Science, **306** (2004) 666.
- [2] X. Chen *et al.*, IEEE Trans. Electron Devices, **57** (2010) 3137.
- [3] H. Yang *et al.*, Science, **336** (2012) 1140.
- [4] A. Shindome *et al.*, Jpn. J. Appl. Phys., **52** (2013) 04CN05.
- [5] C. He *et al.*, ACS Nano, **6** (2012) 4214.
- [6] B. Standley *et al.*, Nano Lett., **8** (2008) 3345.




Fig.1: Schematic of device structure. In 4-terminal (4-T) device, four independent electrodes are defined as T₁ to T₄.




Fig.3: (a) Resistance change of each area after T₁-T₄ forming/SET operations. Only T₂-T₃ area operates as a memory and other areas keep original characteristics. (b) I_D - V_G characteristics of T₁-T₂ area. It is shown that switching of T₂-T₃ area has no effect on other areas.




Fig.4: (c) (d) Resistive change through T₁-T₃ RESET operation. The area with higher R_{LRS} changes to HRS after T₁-T₃ RESET.




Fig.6: SET operation with V_G . During the SET operation, V_D is set to 0 V and extremely small drain current is observed, indicating that large current is not necessary for SET operation.




Fig.8: (a) Resistance distribution obtained by SET operation with V_G . Although switching occurs even under the condition of floating source/drain, the condition of grounded source/drain provides best LRS condition. (b) Retention characteristics of R_{LRS} obtained by SET operation with V_G . It is shown that the condition of grounded source/drain provides most stable resistance.




Fig.2: Forming characteristics of 4-terminal device. T₁ and T₄ are used as the drain and source, respectively. V_{14} and I_{14} are defined as the voltage of T₁ with respect to T₄ and the current flows from T₁ to T₄.




Fig.4: (a) Schematic of two ReRAM points connected in series. After ReRAM point of T₂-T₃ area is formed by T₁-T₃ forming, T₁-T₂ forming is performed as second forming. (b) Resistive change through T₁-T₃ SET operation. Both HRS points are switched to LRS.




Fig.5: (a) Resistance change of T₂-T₃ area with I_{12} - V_{12} measurement. It is shown that I_{12} - V_{12} measurement has no effect on T₂-T₃ area. (b) Resistance change of T₂-T₃ area with I_D - V_G measurement on T₁-T₂ area. After the measurement, resistance of T₂-T₃ area decreased, indicating that I_D - V_G measurement on T₁-T₂ area has SET effect on T₂-T₃ area.




Fig.7: (a) Definition of SET voltage V_{SET} and current I_{SET} . (b) V_{SET} and I_{SET} as a function of R_{HRS} . Compared to the resistance and current range, the voltage range is extremely limited, indicating that the qualification of SET operation is related to potential difference in ReRAM device.




Fig.9: (a) SET operation under the condition of $V_D = 1$ V. It is shown that R_{HRS} is kept during the SET operation. (b) SET operation with double sweep of V_G . Although high enough voltage and current are supplied, the resistance is kept as HRS, indicating that SET operation occurs when V_G is released.