

Scalable La-silicate Gate Dielectric on InGaAs Substrate with High Thermal Stability and Low Interface State Density

D. H. Zadeh¹, H. Oomine¹, K. Kakushima², Y. Kataoka², A. Nishiyama²,
N. Sugii², H. Wakabayashi², K. Tsutsui¹, K. Natori¹, and H. Iwai¹

¹Frontier Research Center, Tokyo Institute of Technology, 4259 Nagatsuta, Midori-ku, Yokohama, 226-8502 Japan
Phone: +81-45-924-5847, E-mail: zade.d.aa@m.titech.ac.jp

²Interdisciplinary Graduate School of Science and Engineering, Tokyo Institute of Technology
4259 Nagatsuta, Midori-ku, Yokohama, 226-8502 Japan

1. Introduction

InGaAs is considered as one of the most promising candidates among III-V family to enhance *n*-channel metal-oxide-semiconductor field effect transistors (MOSFETs) performance because of its high electron mobility and manageable band gap with In-content controllability [1]. Significant progress has been made in the recent years, for improving high-*k*/InGaAs interface, however thermal stability and scaling of these stacks remain a challenge since most of the research is focused on Al₂O₃/InGaAs interface. Diffusion of substrate elements into the dielectric thus degrading its qualities and the formation of low-*k* interfacial layer as a result of high annealing temperature are some of the issues that face particularly gate first processes where temperatures above 600 °C are required for source-drain dopant activation [2].

Recently we reported on La₂O₃/InGaAs interface properties and proposed controlling the diffusion of oxygen from the gate metal to achieve low interface state density (*D*_{it}) [3]. La-silicate is an amorphous material with high *k*-value which is formed by intermixing of Si and La₂O₃. The *k*-value depends on the Si and La atoms ratio in the final silicate composition [4]. Therefore, application of this material as a gate dielectric to InGaAs can help with scaling and thermal stability of InGaAs-based gate stacks, provided that the silicate/InGaAs interface is carefully controlled.

In this study, methodology for fabricating highly scalable and thermally stable La-silicate layer as a gate dielectric for InGaAs-based MOS capacitors has been investigated.

2. Experimental details

Capacitors were fabricated on S-doped ($2 \times 10^{16} \text{ cm}^{-3}$) *n*-In_{0.53}Ga_{0.47}As epiaxially grown on InP substrate. Substrates were treated with HF and (NH₄)₂S at room temperature for oxide removal and surface passivation. 1 nm Si layer was deposited by RF sputtering. Then the substrates' temperature was raised to 200 °C and nitrogen radical gun was used to preform nitridation for 5 min, with an estimated total nitrogen dose of 1.5×10^{15} atoms/cm². La₂O₃ films were in-situ deposited by e-beam evaporation, followed by RF sputtering deposition of TiN (45 nm)/ W (5 nm) for gate electrodes. Post-metallization anneals (PMA) were carried out in forming gas (FG)(N₂:H₂= 97:3%) ambient for 5 min. Process flow is summarized in Fig. 2. CET of the capacitors was extracted by fitting the 100 kHz C-V curve to the ideal curve calculated for InGaAs band structure. [5]

3. Results and discussion

Fig. 3 and 4 show the effect of initial Si layer thickness

on CET and *D*_{it} of capacitors, respectively. The highest CET stability against PMA temperature and lowest *D*_{it} was achieved for initial Si thickness of 1 nm. Cross-sectional TEM image of TiN (45 nm)/W (5 nm)/ La₂O₃ (5 nm)/nitridated-Si (1 nm)/InGaAs MOS capacitor after PMA at 520 °C in FG is shown in Fig. 3. The reaction of La₂O₃ and nitridated-Si has resulted in a bilayer dielectric layer La₂O₃ (3.5 nm)/LaSiON (1.5 nm) with an effective *k*-value of 24. EDX analysis show the composition of the bottom layer to be consistent of Si, La and elements from the substrate, the top layer on the other hand is mainly composed of La₂O₃. The 100 kHz C-V curves for the La₂O₃ (3.5 nm)/LaSiON (1.5 nm) sample at PMA up to 620 °C (Fig. 6) shows healthy C-V characteristics even at high temperatures with CET= 0.6 nm at 620 °C. The dependence of La₂O₃/LaSiON stack on deposited La₂O₃ thickness and annealing temperature is shown in Fig. 7. Higher annealing temperature leads to lower CET value, regardless of the initial La₂O₃ thickness. Changes in the composition of LaSiON layer or crystallization of La₂O₃ layer which might occur at high annealing temperatures, could be contributing factors for these results. Although no signs of crystallization were observed at an annealing temperature of up to 520 °C from the TEM image. Increasing the PMA temperature is also effective for reducing the *D*_{it} at LaSiON/InGaAs interface as illustrated in Fig. 9. The interface quality is preserved with La₂O₃ thickness scaling. The gate leakage current of capacitors compared to recently published results is shown in Fig. 10.

4. Summary


InGaAs MOS capacitors with minimum CET of 0.6 nm, thermally stable up to 620 °C, with low gate leakage current and *D*_{it} were fabricated by using amorphous La-silicate structure with effective *k*-value of ~24 as gate dielectric.

Acknowledgements

This work was granted by JSPS through FIRST Program initiated by the Council for Science and Technology Policy (CSTP).

References

- [1] S. Takagi, IEDM Short course (2012).
- [2] H. Zhao, et al., Appl. Phys. Lett. 95, 253501 (2009).
- [3] D. H. Zadeh, et al., Solid-State Electron. 82, 29 (2013).
- [4] K. Kakushima, et al., Solid-State Electron. 54, 715 (2010).
- [5] G. Brammertz, et al., Appl. Phys. Lett. 95, 202109 (2009).
- [6] L. K. Chu, et al., Appl. Phys. Lett. 99, 042908 (2011).
- [7] J. Ahn, et al., Appl. Phys. Lett. 99, 232902 (2011).
- [8] R. Suzuki, et al., Appl. Phys. Lett. 100, 132906 (2012).
- [9] V. Chobpattana, et al., Appl. Phys. Lett. 102, 022907 (2013).



La-silicate characteristics:
 Band gap: 6.2 eV
 Amorphous structure
 Breakdown field (E_{BD}):
 ~ 13 MV/cm

↓

Silicate structure
 can be applied to
 InGaAs substrate




Fig. 1 Schematic of MOS capacitors with La-silicate structure formed by annealing $La_2O_3/Si/InGaAs$ structure

Fig. 2 Device fabrication process for InGaAs MOS capacitors with Si or nitridated-Si at $La_2O_3/InGaAs$ interface




Fig. 3 Si thickness and CET relationship




Fig. 5 TEM image of La_2O_3 (5 nm)/nitridated Si (1 nm)/InGaAs interface after 520 °C PMA. EDX of points A and B are shown in the table.




Fig. 4 D_{it} and Si thickness relationship




Fig. 6 PMA temperature effect on CV characteristics of $La_2O_3/LaSiON/InGaAs$




Fig. 7 La_2O_3 thickness effect on CET of capacitors at various PMA




Fig.8 PMA temperature effect on interface State density of $La_2O_3/LaSiON/InGaAs$




Fig.9 Gate leakage current comparison of $La_2O_3/LaSiON/InGaAs$