Analyzing the Reliability of High-κ Dielectric Metal Gate MOSFETs by Using Random Telegraph Signal

Da-Cheng Huang¹, Jeng Gong², and Chih-Fang Huang³

¹Institute of Electronics, National Tsing Hua University, Hsinchu 300, Taiwan
²Department of Electrical Engineering, Tunghai University, Taichung 407, Taiwan
E-mail: denny122133@yahoo.com.tw

1. Introduction

Positive and negative bias temperature instability (P/NBTI) has been recognized as two major reliability issues in advanced CMOSFET systems containing MG/HK dielectrics [1]. On the other hand, one of the most significant reliability issues in advance device scaling is random telegraph signal (RTS) [2-4]. Recent studies have shown charging/discharging of oxide defects induce threshold voltage amplitude distribution in RTS and NBTI [5]. We focus on threshold voltage fluctuations in high-κ (HfO₂) gate dielectric MOSFETs due to threshold voltage random telegraph signal (Vₜh,RTS) amplitude distribution under P/NBTI. By using the statistical analysis, the generation of random trap density and the number of the occupied oxide traps can be estimated by numerical calculation, which helps intuitive understanding of RTS impact on the reliability of MG/HK MOSFETs.

2. Experiment

RTS measurement in high-κ (HfO₂) gate dielectric and metal gate MOSFETs are performed with fast and accurate I-V characterization using an Agilent B1530A. The n- and p-MOSFETs have a drawn gate length of 30 nm and a gate width of 200 nm, respectively. The physical thickness of the HfO₂ was 2 nm. The physical thickness of the interfacial layer (IL) was 1.1 nm. The effective oxide thickness in n-MOSFET is 1.18 nm and in p-MOSFET is 1.16 nm, respectively.

3. Results and Discussion

Fig. 1 shows RTS noise in small-area MOSFETs is due to the effect of trap that captures and emits charge carriers in the oxide, leading to the fluctuation of the threshold voltage (Vₜh) between multiple-level corresponding to the multiple charging states of the trap in time domain. We can clearly observe two-level fluctuation in Figs. 2(a), four-level fluctuation in Fig. 2(b) and eight-level fluctuation in Fig. 2(c), respectively. As the trap number (n) increases, the number of level fluctuation increases with 2ⁿ, and ΔVₜh,RTS tends to be large [6]. Moreover, the cumulative-distribution-functions (CDF) of ΔVₜh,RTS of both the n- and p-MOSFET are shown in Fig. 3 and Fig. 4, respectively. The CDF of ΔVₜh,RTS was measured at the drain voltage of 50mV, the gate voltage was set from 0.75V to 0.95V and the step is 0.1V at high temperature (125°C). Fig. 5 shows the location level of the trap in the effective dielectric responsible of RTS between PBTI in n-MOSFET and NBTI in p-MOSFET by the equation (3) and (4). The result shows that Vₜh,RTS of the p-MOSFET is obviously larger than that of the n-MOSFET. The ΔVₜh,RTS between PMOS and NMOS devices can be explained by the difference in the capture cross-section of oxide dielectric.

It is very important to note that RTS is not only a variability issue, but also a long term of reliability issue, similar to P/NBTI. In P/NBTI test, the stress condition are [Vₜh = Vₓ / oxide electric field = 7 MV/cm and Vₓ = 0 V at high temperature (125°C)]. After the long time stress (20k sec), Vₜh,RTS are immediately traced with the condition that drain voltage is 50mV, and the gate voltage is adjusted to have a target drain current of 40 μA at high temperature (125°C). We compare the distributions of normalized Vₜh,RTS-amplitude considering with the location level of the trap that Vₜh,RTS@fresh in fresh devices and Vₜh,RTS@stress in stressed devices under both PBTI in n-MOSFET and NBTI in p-MOSFET in Fig. 6 and Fig. 7, respectively. The result shows the generation of random trap cause RTS amplitude distribution in both stress devices being enhanced. Two of different mechanisms are in random charge effects to influence the Vₜh fluctuation. One mechanism takes place in fresh devices induced by process induced random traps (PIT) while the other occurs in stress devices induced by stress induced random traps (SIT).

We can get normalized ΔVₜh,RTS distribution of stress induced random traps between post-stress and pre-stress, using the equation (1) and (2) can result of NBTI stress has a considerably broader amplitude distribution (Mean+σ= 4.75 mV) than PBTI stress (Mean+σ= 2.85 mV). Moreover, we compare the shift of threshold voltage (ΔVₜh) between PBTI in n-MOSFET and NBTI in p-MOSFET in Fig. 8. The NBTI one shows more generation traps than that PBTI one. In addition, NBTI in p-MOSFET has a larger of transconductance (Gₜ) degradation than PBTI in n-MOSFET in Fig. 9. Fig. 10 shows the cause of the generation traps mechanisms of PBTI in p-MOSFET and NBTI in p-MOSFET. Therefore, the discrepancy is partially due to the generation traps in the Si/SiO₂ interface in the p-MOSFET devices while the n-MOSFET devices have the generation traps in high-κ dielectric.

For the calculation of the equivalent random trap density and the number of the occupied oxide traps of RTS for process induced and stress induced can be extracted by the equation (5), (6) and (7) in Table 2 and Table 3 respectively. The generation of random trap density and the number of the occupied oxide traps of NBTI in p-MOSFET devices was much higher than that of PBTI in n-MOSFET devices due to a larger ΔVₜh,RTS.

4. Conclusion

In Summary, an investigation and a discussion of the impact of positive and negative bias temperature instability (P/NBTI) on the threshold voltage of the Random Telegraph Signal (RTS) in advanced gate stacks is presented. Our studies use CDF to statistically calculate the equivalent traps density and the number of the occupied oxide traps of RTS. Considering process induced random traps (PIT) and stress induced random traps (SIT) in RTS amplitude distributions, suggesting that RTS of the NBTI in p-MOSFET has a larger impact on MG/HK dielectric CMOS reliability than PBTI in n-MOSFET.

Acknowledgement

This work is partly supported by R.O.C. National Science Council (NSC 100-2221-E-029-008-MY3).

References

[8] Sanghoon Lee et al., IEDM (2009), 763.
Table 2 Process induced equivalent traps density and the number of the occupied oxide traps for n-MOSFETs and p-MOSFETs

\[
\begin{align*}
\Delta V_{\text{th,RTS}} & \text{ Amplitude [7]:} \\
\text{PTT}: \Delta V'_{\text{th,RTS}} & = (\text{Mean}, \Delta V'_{\text{th,RTS}, \text{a}}, \sigma) + \sigma (\Delta V'_{\text{th,RTS}, \text{a}}, \text{Bias}) \\
\text{SIT}: \Delta V'_{\text{th,RTS}} & = (\text{Mean}, \Delta V'_{\text{th,RTS}, \text{a}}, \text{Bias}) + \sigma (\Delta V'_{\text{th,RTS}, \text{a}}, \text{Bias}) \\
\end{align*}
\]

\[
\begin{align*}
\frac{d\ln T}{dT} & = \frac{q N_{\text{ox}}}{kT} \\
T_{\text{ox}} & = \left( T_{\text{ox}}, T_{\text{ox}}, T_{\text{ox}} \right) \\
\end{align*}
\]

\[
\begin{align*}
T_{\text{ox}} & \text{ as the effective oxide thickness, } T_{\text{ox}} \text{ is the distance of the trap from the } Si-SiO_2 \text{ interface, } t \text{ and } \tau \text{ is the average capture and emission time, } q \text{ is elementary charge, } k \text{ is the Boltzmann constant, } T \text{ is the absolute temperature, } C_{\text{ox}} \text{ is the electrical oxide capacitance per area, } N_{\text{ox}} \text{ is the equivalent area oxide traps density of RTS, } \# N_{\text{Trap}} \text{ is the number of the occupied oxide traps of RTS.}
\end{align*}
\]

Table 1 \( \Delta V_{\text{th,RTS}} \) Amplitude, trap depth, the number of the occupied oxide traps equation.

Table 2 Process induced equivalent traps density and the number of the occupied oxide traps for n-MOSFETs and p-MOSFETs

![Fig. 1 Multiple-level fluctuation is corresponding to the multiple charging states of the trap in time domain.](image1)

![Fig. 2 (a) Two-level fluctuation, (b) Four-level fluctuation and (b) Eight-level fluctuation.](image2)

![Fig. 3 CDF of charge induced \( \Delta V_{\text{th,RTS}} \) for RTS in nMOSFET devices.](image3)

![Fig. 4 CDF of charge induced \( \Delta V_{\text{th,RTS}} \) for RTS in pMOSFET devices.](image4)

![Fig. 5 Characterized depth of generated traps respect to \( V_G \).](image5)

![Fig. 6 CDF of \( \Delta V_{\text{th,RTS}} \) in fresh devices and stress devices for n-MOSFET devices.](image6)

![Fig. 7 CDF of \( \Delta V_{\text{th,RTS}} \) in fresh devices and stress devices for p-MOSFET.](image7)

![Fig. 8 CDF of \( V_G \) shift for PBTI in n-MOSFET and NBTI in p-MOSFET.](image8)

![Fig. 9 CDF of \( G_m \) degradation for PBTI in n-MOSFET and NBTI in p-MOSFET.](image9)

![Fig. 10 Mechanisms of Charge tapping for PBTI n-MOSFET and NBTI p-MOSFET.](image10)

<table>
<thead>
<tr>
<th>Process Induced Random Traps</th>
<th>Parameter</th>
<th>( V_{\text{th,RTS}} ) (Mean + ( \sigma ))</th>
</tr>
</thead>
<tbody>
<tr>
<td>Device</td>
<td></td>
<td>( \Delta V_{\text{th,RTS}} ) (mV)</td>
</tr>
<tr>
<td>n-MOSFET</td>
<td></td>
<td>4.44</td>
</tr>
<tr>
<td>p-MOSFET</td>
<td></td>
<td>4.61</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Stress Induce Random Traps</th>
<th>Parameter</th>
<th>( V_{\text{th,RTS}} ) (Mean + ( \sigma ))</th>
</tr>
</thead>
<tbody>
<tr>
<td>Device</td>
<td></td>
<td>( \Delta V_{\text{th,RTS}} ) (mV)</td>
</tr>
<tr>
<td>PBTI n-MOSFET</td>
<td></td>
<td>2.86</td>
</tr>
<tr>
<td>NBTI p-MOSFET</td>
<td></td>
<td>4.76</td>
</tr>
</tbody>
</table>