# Scaling to 100nm Channel Length of Crystalline In-Ga-Zn-Oxide Thin Film Transistors with Extremely Low Off-State Current

Yoshiyuki Kobayashi, Shinpei Matsuda, Daisuke Matsubayashi, Hideomi Suzawa, Masayuki Sakakura, Kazuya Hanaoka, Yutaka Okazaki, Tsutomu Yamamoto, Suguru Hondo, Takashi Hamada, Shinya Sasagawa, Masaharu Nagai, Yuki Hata, Tetsunori Maruyama, Yoshitaka Yamamoto, and Shunpei Yamazaki Semiconductor Energy Laboratory Co., Ltd., 398 Hase, Atsugi, Kanagawa, 243-0036, Japan

Phone: +81-46-248-1131 Fax: +81-46-270-3751, E-mail: yk1276@sel.co.jp

#### 1. Introduction

C-axis aligned crystalline indium-gallium-zinc oxide (CAAC-IGZO) is an oxide semiconductor which has a c-axis aligned crystal structure [1]. This material has been used as an active layer of a thin film transistor (TFT) for achieving displays with high definition and low power consumption [2]. A CAAC-IGZO TFT has an extremely low off-state current [3], and its applications have been proposed in the field of LSIs such as a nonvolatile memory, a CPU, and an image sensor [4-6]. In order to expand the versatility of the CAAC-IGZO for LSIs, device size scaling is essential. It is reported that existing IGZO TFTs have immunity to the short channel effect [7].

We report, for the first time, device characteristics of CAAC-IGZO TFTs with channel lengths scaled from 1  $\mu$ m to 100 nm. The results demonstrate that the off-state current  $I_{OFF}$  is lower than the usual measurement limit (~ 1 × 10<sup>-13</sup> A) regardless of the channel length *L*. They have excellent short-channel characteristics in that even when a gate insulator EOT (Equivalent Oxide Thickness) is 11 nm and *L* is 100 nm, DIBL is 39 mV/V and SS is 74 mV/dec. Such an extremely low  $I_{OFF}$  has not been reported in exiting short-channel IGZO TFTs [7] and Si transistors.

## 2. Experiments

Fig. 1 summarizes a fabrication process of the CAAC-IGZO TFT used in this work. A CAAC-IGZO active layer was deposited by DC sputtering of a target with an atomic ratio of In:Ga:Zn = 1:1:1 in an ultrapure atmosphere of Ar and O2. The CAAC-IGZO TFT has the device structure whose gate electrode overlaps with the source/drain (S/D) electrodes. In addition, it does not need any n+ doping of the active layer to reduce the contact resistance with the S/D electrodes. The channel length L and the channel width W are defined as a distance between the S/D electrodes and a width of the CAAC-IGZO island, respectively. Fig. 2 (a) shows an X-ray diffraction spectrum of the CAAC-IGZO film formed over a quartz substrate under the above-described conditions, and shows a (009) diffraction peak attributable to the CAAC structure with a unit cell as shown in Fig. 2(b). Actually, a layered crystal structure can be clearly observed in a cross-sectional TEM image of the CAAC-IGZO film as shown in Fig. 2 (c).

## 3. Device characteristics

Figs. 3 and 4 show  $I_{\rm d}$ - $V_{\rm g}$  characteristics and  $I_{\rm d}$ - $V_{\rm d}$  characteristics, respectively, of a CAAC-IGZO TFT with W/L = 50 nm/100 nm and a gate insulator EOT=11 nm. The on-state current  $I_{\rm ON}$  at  $V_{\rm g} = 2.7 \text{ V}$  and  $V_{\rm d} = 1 \text{ V}$  is 46  $\mu$ A/ $\mu$ m. Remarkably, the  $I_{\rm OFF}$  is lower than the measurement limit

(~  $1 \times 10^{-13}$  A) of usual semiconductor parameter analyzers at  $V_g$ = -0.3 V. Figs. 5-7 show L dependences of  $V_{th}$ , DIBL, and SS, respectively, at  $V_d$  = 1V. The TFTs have excellent short-channel characteristics even for the gate insulator EOT of 11 nm and with the gate overlapped structure. The TFT with L = 100 nm has DIBL of 39 mV/V and SS of 74 mV/dec. An IGZO TFT is an accumulation-mode TFT in which electrons serve as majority carriers, and the electric fields extending from the S/D to the channel are screened in short ranges. This results in high controllability of carrier density with a gate electric field, and thus the IGZO TFT has immunity to the short channel effect.

The  $I_{ON}$ - $I_{OFF}$  characteristic of Fig. 8 shows that  $I_{OFF}$  of the CAAC-IGZO TFT is too low to detect by usual measuring means. We devised a method to detect a very low current [3], and measured  $I_{OFF}$  of the CAAC-IGZO TFT with a wide channel width of 10mm and a sub-µm channel length of 500 nm. The  $I_{off}$  at  $V_g = -3$  V was estimated to be 60 yA/µm at 85 °C ("y"; yocto =  $10^{-24}$ ) as shown in Fig. 9. In order to explain the mechanism for this extremely low  $I_{OFF}$ , Fig. 10 shows an energy band diagram of an IGZO TFT in an off state. Due to negative gate bias and the wide band gap of  $E_{\rm g} \sim 3.2$  eV of the IGZO, electron and hole thermal diffusion currents do not flow. Besides, because holes have a very large effective mass of approximately 10  $m_0$ , hole tunneling current does not flow either. In addition to such reasonings in terms of the band theory, it is important that our CAAC-IGZO film has few recombination centers in the band gap. These properties ought to be obtained basically even with L < 100 nm.

## 4. Conclusions

This work has demonstrated that our CAAC-IGZO TFTs have extremely low  $I_{OFF}$  even when channel lengths are scaled down to 100 nm. Moreover, they have excellent short-channel characteristics even for the gate insulator EOT of 11 nm and with the gate overlapped structure. It can be expected that further scaling of the TFTs leads to new LSI applications which cannot be realized with Si-based devices, utilizing the extremely low  $I_{OFF}$ .

#### References

- [1] S. Yamazaki, presented at International Workshop "Private Sector Academia Interaction," 2011.
- [2] S. Yamazaki et al., Proc. SID'12 Dig., pp. 183-186, 2012.
- [3] K. Kato *et al.*, Jpn. J. Appl. Phys., **51**, 021201, 2012.
- [4] H. Inoue et al., IEEE JSSC, 47, 2258, 2012.
- [5] T. Ohmaru et al., Ext. Abstr. SSDM, pp. 1144-1145, 2012.
- [6] T. Aoki et al., VLSI Tech. Dig., pp. 174-175, 2011.
- [7] S. Jeon et al., IEDM Tech. Dig., pp. 504-507, 2010.



(vocto) is 10<sup>-24</sup>.





0.5

0.4 0.3 V<sub>th</sub> @V<sub>d</sub>= 1V [V] 0.2 0.1 0 0.23 V -0.1 -0.2 -D-W=50nm -0.3 -0.4 -0.5 0 200 400 600 800 1000 Channel Length L [nm] 2 Fig. 5 Channel length L dependence of V<sub>th</sub> of a CAAC-IGZO TFT. Median values for 9 devices or more are plotted. 10-10 -D-W=50nm @Vg= -0.3V [A] **10**-13 Measurement 10-12 Limit 병 10<sup>-1</sup> 10-14 0 10 20 30 40 50 60 70 I<sub>ON</sub> @V<sub>g</sub>= 2.7V [μA/μm] Fig. 8  $I_{ON}$ - $I_{OFF}$  characteristics of CAAC-IGZO TFTs. The values of  $I_{\text{OFF}}$  lower than measurement limit (~ 1 × 10<sup>-13</sup> A) in  $I_{\rm d}$ - $V_{\rm g}$ characteristics are plotted at 1  $\times$  $10^{-13} \, A$ . Drain E<sub>c</sub>: Energy of the conduction band edge E<sub>v</sub>: Energy of the valence band edge E<sub>F</sub>: Fermi energy

Eg: Band gap

Three possible major mechanisms for an off-state current (1) Electron thermal diffusion (2) Hole thermal diffusion (3) Hole tunneling

Fig. 10 Schematic energy band diagram of an IGZO TFT in an off state.

(3