# Thermal Stability of Short Channel, High-Mobility Organic Thin-Film Transistors having Bottom-Contact Configuration

Masatoshi Kitamura<sup>1,2</sup> and Yasuhiko Arakawa<sup>2,3</sup>

 <sup>1</sup> Graduate School of Engineering, Kobe University 1-1, Rokkodai-cho, Nada, Kobe 657-8501, Japan Phone: +81-78-803-6072 E-mail: kitamura@eedept.kobe-u.ac.jp
<sup>2</sup> Institute for Nano Quantum Information Electronics, The University of Tokyo 4-6-1, Komaba, Meguro, Tokyo 153-8505, Japan
<sup>3</sup> Institute of Industrial Science, The University of Tokyo 4-6-1, Komaba, Meguro, Tokyo 153-8505, Japan

## Abstract

Thermal stability of alkylated-DNTT thin-film transistors (TFTs) has been investigated. Although the properties of the TFTs degraded even for storage at room temperature, the annealing at 120 °C after the degradation improved the properties toward those at early stage. The annealed short-channel TFTs exhibited mobilities of 1.9 to 2.6 cm<sup>2</sup>/Vs.

### 1. Introduction

Since high field-effect mobilities up to 7.9 cm<sup>2</sup>/Vs were reported, alkylated dinaphthothienothiophene (Cn-DNTT) has been a promising material for high mobility p-channel organic thin-film transistors (TFTs) [1]. Some groups have realized such high mobilities in TFTs with C<sub>10</sub>-DNTT as channel materials [2-4]. However, such high mobility demonstrated in long-channel transistors having top-contact configuration. On the other hand, bottom-contact configuration is desirable for short-channel transistors and the high frequency operation. This is because short-channel transistors with bottom-contact configuration are easily realized by conventional photolithography.

We have demonstrated bottom-contact pentacene TFTs operating at high frequencies above 10 MHz [5]. Gold/AuNi drain/source electrodes modified with pentafluorobenzenethiol (PFBT), which are effective to reduce contact resistance, were used to realize the short-channel, high-mobility pentacene TFTs [6]. The modified electrodes are effective for  $C_{10}$ -DNTT TFTs as well as pentacene TFTs [7].

DNTT-based TFTs have exhibited high stability to storage in air [8]. On the other hand, it was reported that the mobilities of  $C_{10}$ -DNTT with top-contact configuration slightly decrease with storage time [3]. The cause of the degradation for  $C_{10}$ -DNTT has been not clear.

In this work, we report thermal stability of short-channel, high-mobility  $C_{10}$ -DNTT TFTs having bottom-contact configuration. The performance of the TFTs as-fabricated, stored and annealed is discussed.

# 2. Experimental

Figure 1 shows cross-section of the C10-DNTT TFT

fabricated in this work. The chemical structure of  $C_{10}$ -DNTT is shown in the inset in Fig. 1. A silicon substrate with a 35-nm-thick SiO<sub>2</sub> layer was used as a substrate of the TFT. The SiO<sub>2</sub> has a unit area capacitance of 92.3 nF/cm<sup>2</sup>. Drain/source electrodes of Au/AuNi modified with PFBT were used to reduce contact resistance. The contact electrodes were patterned by photolithography and lift-off. The SiO<sub>2</sub> surface was treated with hexamethyldisilazane.  $C_{10}$ -DNTT was deposited through a metal mask on a substrate heated at 100 °C. The channel width (*W*) was 1 mm and the channel length (*L*) was in the range of 2 to 40 µm. The current-voltage characteristic was measured in a dry-nitrogen glove box.

The TFTs were stored in the glove box for about two weeks. To investigate the thermal stability, the TFTs were annealed at 120 °C for about 15 min after the storage of two weeks. Furthermore, the TFTs were annealed at 140 °C for about 15 min. The current-voltage characteristic was measured at each step.



Fig. 1 Schematic illustration of a bottom-contact C<sub>10</sub>-DNTT TFT.

### 3. Results

Figure 2 shows drain current  $(I_D)$  versus gate voltage  $(V_G)$  characteristics of a C<sub>10</sub>-DNTT TFT with  $L = 4 \mu m$ . The characteristics shows the results measured for the TFT as-fabricated, stored for two week, and annealed at 120 °C. The current dramatically decreased even for storage at room temperature in nitrogen for two weeks as seen in Fig. 2. The  $I_D-V_G$  characteristic exhibits an abnormal curve in the range of low voltages. The square root of  $|I_D|$  non-linearly increases with  $V_G$ . On the other hand, the annealing at 120 °C improved the current characteristics. Although the sloop of  $|I_D|^{1/2}$ - $V_G$  curve for the annealed TFT is slightly low as compared to that for the fabricated TFT, the on current dramatically improves.



Fig. 2 Transfer characteristics of a  $C_{10}$ -DNTT TFT for (a) the as-fabricated TFT, (b) the TFT stored for two weeks, and (c) the TFT annealed at 120 °C after two-week storage.



Fig. 3 Channel length dependence of mobilities in the saturation regime and threshold voltages of  $C_{10}$ -DNTT TFTs.

The mobilities  $(\mu_{sat})$  and threshold voltage  $(V_T)$  of  $C_{10}$ -DNTT TFTs with different channel lengths are summarized in Fig. 3. The values were estimated by fitting a line to the  $|I_D|^{1/2}$ - $V_G$  curve at a drain voltage  $(V_D)$  of -15 V. The mobilities for the stored TFTs decrease for all channel length. In particular, the degree of the decrease is very large in the short-channel TFTs. For the TFT with  $L = 2 \mu m$ , the mobility decreases from 3.3 cm<sup>2</sup>/Vs to 1.2 cm<sup>2</sup>/Vs. In addition, the storage for two weeks leads to increase in the absolute value of threshold voltage  $|V_T|$ . On the other hand, the annealing improve the mobility for the shot channel TFTs of L = 2 and 4  $\mu m$ . In addition, the  $|V_T|$  values shift to

zero voltage. The changes in  $\mu_{sat}$  and  $V_T$  are large in the short channel TFTs. The behavior implies that the storage increases the contract resistance and the annealing suppresses the resistance.

Figure 4 shows change of mobilities and on-current of the C<sub>10</sub>-DNTT TFT with  $L = 4 \mu m$ . The on-current represents drain current at  $V_G = -12$  and  $V_D = -15$  V. The mobility decreases even at storage of one week. Although the annealing at 120 °C leads to increase in the mobility, the annealing at 140 °C causes decrease in the mobility.



Fig. 4 Change of mobilities and on-current of the C<sub>10</sub>-DNTT TFT.

#### 4. Conclusions

We investigated thermal stability of  $C_{10}$ -DNTT TFTs with bottom-contact configuration. The properties of the TFTs stored in a nitrogen-filled glove box at room temperature degraded even for the brief period of a few days. On the other hand, annealing at 120 °C after the degradation improved the properties toward those at early stage. The annealed TFTs have mobilities of 1.9 to 2.6 cm<sup>2</sup>/Vs. However, annealing at 140 °C leaded to further degradation. These results suggest the existence of optimal annealing condition for high performance.

#### Acknowledgements

This work was supported by Project for Developing Innovation Systems, MEXT and Grant-in-Aid for Scientific Research (C), Grand Number 24550211, JSPS. The authors would like to thank Nippon Kayaku Co., Ltd. for supplying us  $C_{10}$ -DNTT.

#### References

- [1] M. Kang, I. Doi, H. Mori, E. Miyazaki, and K. Takimiya, Adv. Mater. 23 (2011) 1222.
- [2] K. Nakayama, et al., Adv. Mater. 23 (2011) 1626.
- [3] U. Zschieschang, M. Kang, K. Takimiya, T. Sekitani, T. Someya, T. W. Canzler, d A. Werner, d J. Blochwitz-Nimothd, and H. Klauka, J. Mater. Chem. 22 (2012) 4273.
- [4] W. Ou-Yang, et al., Appl. Phys. Lett. 101 (2012) 223304.
- [5] M. Kitamura and Y. Arakawa, Jpn. J. Appl. Phys. 50 (2011) 01BC01.
- [6] M. Kitamura, Y. Kuzumoto, W. Kang, S. Aomori, and Y. Arakawa, Appl. Phys. Lett. 97 (2010) 033306.
- [7] M. Kitamura, Y. Kuzumoto, and Y. Arakawa, 40<sup>th</sup> Int. Sym. Compound Semiconductors, May 2013, TuB 1-2.
- [8] U. Zschieschang, et al., Org. Electron. 12 (2011) 1370.