Negative differential conductivity in Gate-All-Around Si Nanowire FETs and its impact on Circuit Performance

Kaushik Nayak¹, Mohit Bajaj², Aniruddha Konar², Philip J Oldiges³, Hiroshi Iwai⁴, Kota V R M Murali², and V. Ramgopal Rao¹

¹ Indian Institute of Technology Bombay

Center of Excellence in Nanoelectonics, Dept. of Electrical Engineering, IIT Bombay, Powai, Mumbai 400076, India

Phone: +91-99014 43908 E-mail: knayak@ee.iitb.ac.in

² IBM Semiconductor Research and Development Center

Manyata Embassy Business Park, Nagawara, Bangalore 500045, India

³ IBM Semiconductor Research and Development Cente

Hopewell Junction, New York 12533-6683, USA

⁴ Tokyo Institute of Technology

Frontier Research Center, Tokyo Tech, Nagatsuta, Midori-ku, Yokohama 226-8502, Japan

Abstract

A fully-coupled continuum based 3-D numerical analysis is performed to understand the device-circuit co-optimization issues due to device self-heating and carrier heating effects in Si Gate All-Around (GAA) Nanowire Field Effect Transistors (NWFETs). Employing coupled 3-moment based Energy Transport (ET) formulations and Quantum Confinement (QC) effect; we report the evidence of Negative Differential Conductivity (NDC) in NWFETs and its effect on signal propagation delay in NWFET based CMOS inverter and 3-stage Ring Oscillator (RO) circuits.

1. Introduction

The carrier transport in thin Si-NWFET is dictated by strong 2-D QC (QC: Spatial and Electrostatic confinement) with 1-D degree of freedom in carrier momentum. The 2-D QC in thin nanowire body affects the electronic and phonon energy dispersions. These effects enable GAA Si NWFETs to have superior electrostatic integrity, improved short channel performance and high I_{ON} to I_{OFF} ratio at constant supply voltage. But the reduced lattice thermal conductivity, quasi 1-D heat flow and higher thermal contact resistance makes NWFETs susceptible to higher Self-Heating Effect (SHE) [1]. Increased SHE degrades phonon limited carrier mobility, thus reducing ION and also causing negative differential conductance effect in output characteristics. This also changes carrier energy relaxation rates (increasing hot carrier population) and increases IOFF. Such SHE has already been experimentally shown in Si GAA NWFETs [2] and metallic carbon nanotubes [1]. In this work, we present 3D numerical simulations on device and logic circuit performance of GAA Si-NWFETs considering 2D QC and SHE.

2. Device Structure and Simulation Framework

The short-channel GAA Si NWFET structure considered in the simulation study and schematic of quasi 1-D heat transport along the nanowire body are shown in Fig. 1 (a). The NWFET structures are optimized for sub-22nm generation logic technologies. Various NW diameters (21.4nm-7nm), L_{gate} (35nm-14nm), T_{OX,E} (1.5nm-0.9nm), heavy Source/Drain doping (~10²⁰cm⁻³), N_{Channel} (~10¹⁵cm⁻³) are considered with I_{OFF} (~1nA/µm). The computed electronic band structure of a 7nm thick cylindrical Si NW along [100] direction using the tight binding methodology program [3] is shown in Fig 1 (b). Energy band-gap (E_G) variation due to quantum size effects and lower lattice thermal conductivity values, with dirichlet thermal boundary conditions, are considered in the numerical study. The coupled system of device equations are solved in a self-consistent iterative scheme for both device and mixed-mode (MM) simulations [4]. The carrier mobility model parameters with quantum correction of inversion charge for Drift-Diffusion (DD) transport are calibrated with measured NWFET data [5]. The hardware calibrated NWFET transfer characteristics are shown Fig. 2.



Fig. 1 (a) Si Nanowire FET 3D structure and Schematic of quasi 1-D heat flow in NWFET, (b) Computed electronic energy band structure of 7nm diameter Si nanowire.

3. Results and Discussion

Fig. 3 shows the quantum corrected inversion charge density spatial profile in the Si-nanowire body. The thinner nanowire (d=7 nm) enables volume inversion operation due to strong 2-D QC. The improved electrostatic control of the gate over channel in GAA NWFET is shown in Fig. 4, where, the sub-threshold I_d - V_{gs} for nFET and pFET are compared with recently introduced Tri-Gate FETs by Intel [6]. The GAA NWFET experiences lower short channel effects



Fig. 8 Si NWFET based CMOS inverter voltage transfer characterstics for different transport models.



ε

Nodal

In the transient mixed-mode simulations, for a NWFET (d=14 nm) based CMOS inverter (Fig. 8), about 59% higher signal propagation delay is predicted by the ET model compared to DD transport as shown in Fig. 9. The Si GAA NWFET based FO-1 3-Stage RO output signal frequency is found to be lower by 11% as predicted by ET model compared to the DD transport ($f_{osc} = 62.93 GHz$), due to the combined effects of carrier heating and SHE as shown in Fig. 10.



1600

1400

1200

∂¹⁰⁰⁰

⊢^ª 800

600

400

bias at V_{GS}= 1V.

10p

Max

Fig. 3 Quantum corrected inversion charge density in n-NWFET for (a) 14nm and (b) 7nm diameter wires. 1800







Fig. 9 Si NWFET based inverter pulse response for different transport models.

Fig. 10 FO1 3-stage RO nodal output voltage swing for different transport models.

Time (s)

30p

20p

 I_d - V_{gs} of GAA NWFETs with

360

350

330

320

310

300

1.1

1.0

0.9

Э_{0.8}Э

0.7 g

Volt

0.5 [epo 0.4 X

0.3

0.2

0.1

0.0

Max T_n (d= 7 nm)

-Max T_L (d= 7 nm)

- Energy Transpo

odynamie

= 14 nm

d = 14 nm

40p

●-Max T_L (d= 14 nm

340 🗹

Max

Tri-gate FETs of Intel [6]

 $V_{GS} = 1V$

0.0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1.0 V_{DS} (V)

perature in n-NWFET for different drain

3-Stage RO (Si NWFETs)

Stage # 3 Output

4. Conclusions

These 3-D numerical studies demonstrate that GAA Si NWFETSs have excellent electrostatic integrity due to strong 2D quantum confinement. The thin GAA device geometry affects carrier dynamics and lattice heat flow leading to hot carrier and self-heating effects. The impact of negative differential conductivity on CMOS inverter and 3-stage ring oscillator circuits is analyzed and it is shown that the self-heating effects can contribute to over 50% higher propagation delay in GAA NWFET circuits. This emphasizes the need for device-circuit co-optimization for GAA nanowire based devices.

References

- [1] Eric Pop, Nano. Res. 3 (2010) 147.
- [2] R. Wang et al., Electron Dev. Lett. 30 (2009) 559.
- [3] Jing Wang et al., IEDM Tech. Dig., 2005, p. 537.
- [4] R.W. Knepper et al., Technology CAD Systems, 1993, p. 25.
- [5] S. Bangsaruntip et al., IEDM Tech. Dig., 2009, p. 297.
- [6] C. Auth et al., VLSI Tech. Dig., 2012, p. 131.