

# High Performance Solution-deposited InGaZnO Thin Film Transistors using Microwave Annealing and Ar/O<sub>2</sub> Plasma Treatment at Low Process Temperature

Ja-Gyeong Gu<sup>1</sup>, Kwan-Soo Kim<sup>1</sup> Ho-Myoung An<sup>2</sup> and Won-Ju Cho<sup>1</sup>

<sup>1</sup> Department of Electronic Materials Engineering, Kwangwoon University  
447-1, Wolgye-dong, Nowon-gu, Seoul 139-701, Korea

Phone: +81-2-940-5163, Fax: +82-2-942-5163, E-mail: chowj@kw.ac.kr

<sup>2</sup> Department of Digital Electronics, Osan College  
Osan-si, Gyeongri-do, 447-749, Korea

## Abstract

Extremely low-temperature process for solution-deposited indium gallium zinc oxide (IGZO) TFT was developed. Microwave irradiation is shown to be an attractive process for reduction of temperature. Solution processed a-IGZO pseudo MOSFETs prepared at 67 °C by microwave annealing and plasma treatment have shown enhanced electrical characteristics of 1.37 cm<sup>2</sup>/V·s mobility and 5.61x10<sup>6</sup> on/off ratio, a threshold voltage of -0.23 V, and a subthreshold slope of 234 mV/decade. We confirmed that the device performance of microwave annealing at low temperature is superior to conventional annealing at high temperature (600 °C).

## 1. Introduction

Amorphous InGaZnO (a-IGZO) film is promising for channel materials of thin-film transistor (TFT) due to its relatively higher mobility than amorphous Si, transparency and flexibility. The a-IGZO film deposition has been generally used by sputtering, pulsed laser deposition (PLD), chemical vapor deposition (CVD) and solution-processed coating methods. Especially, this solution-derived coating in the normal pressure system instead of high-vacuum system has many advantages such as a low cost production and cover large area. However, the solution processing of them typically requires a high annealing temperature above 450 °C to convert the precursor into an metal oxide networks. Also recent efforts to lower the annealing temperature, device quality of oxide semiconductors exhibiting a high performance and device stability that are not easily achievable in organic semiconductor-based electronics have been successfully grown on plastic substrates [1].

In this paper, especially, the influence of Ar/O<sub>2</sub> mixed gas plasma treatment followed by microwave annealing on the electrical and instability properties of channel layer was investigated to reduce the annealing temperature.

## 2. Device structure and Experiments

A 0.1 M precursor solution of IGZO was prepared by solution method, dissolving mixture of indium nitrate hydrate [In(NO<sub>3</sub>)<sub>3</sub>·xH<sub>2</sub>O], gallium nitrate hydrate [Ga(NO<sub>3</sub>)<sub>3</sub>·xH<sub>2</sub>O] and zinc acetate dehydrate [Zn(CH<sub>3</sub>COO)<sub>2</sub>·2H<sub>2</sub>O] in 2-methoxyethanol [C<sub>3</sub>H<sub>8</sub>O<sub>2</sub>]. Then, monoethanolamine [C<sub>2</sub>H<sub>7</sub>NO] was used as a solution stabilizer, and stirred at 60 °C for 1 h to form the IGZO solution precursor. The

molar ratio of IGZO was fixed at 2:1:1 and the active layers were performed by spin-coating at 6000 rpm onto SiO<sub>2</sub> (100 nm)/p-type Si wafer. Fig. 1 and 2 show the schematic diagram of the spin coating method and fabricated pseudo MOSFET device [2], respectively. It should be noted that the highest process temperature for device fabrication is less than 70 °C using microwave annealing. Microwave annealing process can transfer of electromagnetic energy directly to the IGZO layers by absorption of microwave energy. The microwave power used in this work is 1000 W during 25 min and applying frequency of 2.45 GHz. Also, the Ar/O<sub>2</sub> (25/25 sccm) plasma treatment was conducted to improve the instability. The measurement of negative bias stress (NBS) and positive bias stress (PBS) for the fabricated IGZO pseudo MOSFET was carried out under the following bias condition of ± 20 V for 1 h. Electrical characteristics were measured in the dark box at room temperature with the Agilent 4156B high-precision semiconductor parameter analyzer.

## 3. Results and discussions

Fig. 3 shows the transfer characteristics of solution-deposited IGZO pseudo MOSFET annealed by two different methods; microwave annealing after Ar/O<sub>2</sub> plasma and conventional furnace 600 °C annealing. Table 1 summarizes important characteristics such as threshold voltage (V<sub>th</sub>), subthreshold swing (SS), on/off ratio and field-effect mobility (μ<sub>FE</sub>). Obviously, the device performance of microwave annealing at low temperature is superior to conventional annealing at high temperature (600 °C).

Fig. 4 shows the transfer characteristics of solution-deposited IGZO pseudo MOSFET for double sweep of drain voltage 10 V. We conferred threshold voltage variation of reference drain current 1 nA. For furnace annealed device, a large parallel V<sub>th</sub> shift of 7.32 V to high gate voltage was revealed. On the other hand, the microwave annealed device after Ar/O<sub>2</sub> plasma showed a few parallel V<sub>th</sub> shift of 0.59 V.

Fig. 5 shows the development of the threshold voltage as a function of the applied PBS and NBS under the stress condition of V<sub>G</sub> = ±20 V during 1 h at room temperature. Clearly, the V<sub>th</sub> stability under the PBS was greatly improved by applying the microwave annealing after plasma treatment. The positive shift of transfer curve is originated from the negative charge being trapped at the chan-

nel/dielectric interface [3].

#### 4. Conclusions

We developed an extremely low-temperature process for solution-deposited indium gallium zinc oxide (IGZO) TFT. The Ar/O<sub>2</sub> plasma treatment and microwave irradiation drastically decreased the annealing process temperature. An excellent improvement in the device performance and stability was obtained from the solution-deposited IGZO devices at a low temperature of 67 °C using Ar/O<sub>2</sub> plasma and microwave annealing. The device performance of microwave annealing at low temperature is superior to conventional annealing at high temperature (600 °C). Results of this study significantly contribute to application in emerging flat-panel display of transparent oxide TFTs.

#### References

- [1] K.M. Kim, C.W Kim and J.S Heo, Appl. Phys. Lett, 99, 242109 (2011)
- [2] S.W. Lee and W.J. Cho, J. Korea. Phys. Soc, Vol. 60, No. 9, pp 1317-1321, (2012)
- [3] C.T. Tasi, et. al, Appl. Phys. Lett, 96, 242105 (2010)

#### Acknowledgements

This work was supported by the basic Science Research Program through the National Research Foundation of Korea funded by the Ministry of Education, Science and Technology under Grant 2012-0002489.

Table 1. Electrical characteristic and instability of the solution IGZO pseudo MOSFETs compared annealing method.

|                    | V <sub>th</sub> (V) | S.S (mV/dec) | ON/OFF ratio           | μ <sub>FET</sub> (cm <sup>2</sup> /V·s) |
|--------------------|---------------------|--------------|------------------------|---|
| Furnace 600 °C     | -0.59               | 283          | 1.69 × 10 <sup>6</sup> | 0.31                                    |
| Plasma + microwave | -0.23               | 234          | 5.61 × 10 <sup>6</sup> | 1.37                                    |

|                    | Hysteresis voltage (V) | NBS(ΔV <sub>th</sub> ) | PBS(ΔV <sub>th</sub> ) |
|--------------------|------------------------|------------------------|------------------------|
| Furnace 600 °C     | 7.32                   | -1.07                  | 12.3                   |
| Plasma + microwave | 0.59                   | -1.45                  | -1.62                  |




Fig. 1 Schematic diagram of spin coating process.




Fig. 2 Schematic structure of solution IGZO pseudo MOSFETs.




Fig. 3 Transfer characteristic of the solution-deposited IGZO pseudo MOSFET annealed at conventional furnace 600 °C and at plasma treated microwave annealing.




Fig. 4 Transfer characteristics of solution-deposited IGZO pseudo MOSFET measured in double sweep, annealed furnace 600 °C and plasma treated microwave annealing. The arrows indicate the bias double sweep direction to measure a hysteresis.




Fig. 5 Dependence of the positive bias stress (V<sub>G</sub>=20 V) and negative bias stress (V<sub>G</sub>=-20 V) induced threshold voltage shift on stress time (1 h).