Substrate Doping Concentration Dependence on Random Telegraph Noise Spatial and Statistical Distribution in 30nm NAND Flash Memory

Toshihiro Tomita and Kousuke Miyaji

Shinshu University, Department of Electrical and Electronic Engineering, E-mail: 14tm234c@shinshu-u.ac.jp

Abstract

The dependence of the spatial and statistical distribution of random telegraph noise (RTN) in a 30nm node NAND flash memory on substrate doping concentration N_A are comprehensively investigated using 3-D Monte Carlo device simulation. Since N_A in NAND flash memory is relatively low to suppress junction leakage current during channel boost operation, it is found that RTN amplitude ΔV_{th} is larger at the center of the channel region, which is closer to the jellium doping results. In such case, ΔV_{th} distribution slope λ cannot be determined by only considering random dopant fluctuation (RDF).

Introduction

RTN is considered to be one of the main noise/error sources in ultra-scaled NAND flash memory technology. The distribution of the single-trap RTN amplitude represented by the threshold voltage shift ΔV_{th} (Fig. 1) in the NOR flash memory cells has been intensively investigated using 3-D device simulation that features RDF [1-3]. In these reports, $\Delta V_{\rm th}$ shows exponential distribution λ with a standard deviation proportional to the square root of the $N_{\rm A}$ assuming uniform doping profile with relatively high $N_{\rm A}$ region beyond 1×10^{18} cm⁻³. Meanwhile, in NAND flash memory, N_A is expected to be kept as low (< 1×10¹⁸ cm⁻³) as possible to suppress junction leakage current and maintain sufficiently high channel voltage (~8V) during program inhibit operation as shown in Fig. 2 [4]. In this work, N_A is widely varied and the $\Delta V_{\rm th}$ spatial and statistical distribution is comprehensively investigated using 3-D Monte Carlo device simulation considering RDF in 30nm node aiming NAND technology (Table I). Uniform jellium doping cases are also simulated for comparison.

3-D Device Simulation Conditions

A 30nm NAND flash memory cell used in this work is shown in Fig. 3. N_A has been varied from 1×10^{17} to 3×10^{18} cm⁻³. Punch-through stopper (PTS) layer is adopted 30nm below the source/drain junction to suppress excess short channel effect. Monte Carlo simulations over 100 NAND flash cells are performed including RDF effect. Single trap at the channel interface is randomly placed. RTN amplitude ΔV_{th} is extracted from the constant current V_{th} difference between trapped and de-trapped states (Fig. 1).

Results and Discussions

 $\Delta V_{\rm th}$ against trap position along $L_{\rm g}$ and W for each $N_{\rm A}$ is shown in Figs. 4(a)-4(j). At low $N_{\rm A}$ up to $3 \times 10^{17} {\rm cm}^{-3}$, it is found that $\Delta V_{\rm th}$ is large at the center of the channel for both $L_{\rm g}$ and W direction. $\Delta V_{\rm th}$ distribution peak for position along $L_{\rm g}$ slightly locates near the source side since the drain voltage $V_{\rm D}$ of 0.5V induces weak electrostatic potential asymmetry [1]. However, as $N_{\rm A}$ increases, $\Delta V_{\rm th}$ distribution peak along W moves slightly towards the channel STI edges. Furthermore, extremely large $\Delta V_{\rm th}$ is observed at the highest $N_{\rm A}$ case. Figs. 5(a) and 5(b) show current density distribution of the channel surface near $V_{\rm th}$ for the low and high N_A device. For the low N_A case (Fig. 5(a)), current widely flows at the center of the channel, corresponding to the ΔV_{th} spatial distribution in Figs. 4(b) and 4(d). On the other hand, in the high N_A case (Fig. 5(b)), huge RTN is observed when the trap locates above the percolation current path formed by the random discrete dopants [1]. Figs. 6(a)-6(d) show $\Delta V_{\rm th}$ spatial distribution in jellium doping case. The $\Delta V_{\rm th}$ spatial distribution of the discrete doping case (Figs. 4(c) and 4(d)) is nearly the same as the jellium (Figs. 6(a) and 6(b)) indicating that very few dopants locate at the channel surface and hardly create percolation path when N_A is low. As for the high N_A case (Figs. 6(c) and 6(d)), ΔV_{th} is too optimistic where no outlier sample is observed. On the other hand, slight ΔV_{th} peaks near the STI edges are also observed in the jellium case (Fig. 6(d)), which is considered to be the electric field and current path concentration at the STI edge region [5].

Figs. 7(a) and 7(b) show ΔV_{th} probability distribution for jellium and discrete doping case, respectively. Distribution slope λ cannot be determined below $N_A=2\times10^{18}$ cm⁻³ (Fig. 7(b)) as well as in the jellium case (Fig. 7(a)) since ΔV_{th} tail bits cannot be obtained due to the absence of percolation paths. Other physical origins should be considered such as multiple trap sites [6] or line edge roughness [7] to account for the ΔV_{th} tail bits found in the NAND flash memory measurement results [8]. Figs. 8(a) and 8(b) show N_A dependence of the average and standard deviation of ΔV_{th} , respectively. Average ΔV_{th} of the discrete doping case agrees well with the jellium, and continues to decrease as N_A increases. However, standard deviation of ΔV_{th} starts to increase above $N_A=1\times10^{18}$ cm⁻³ in the discrete doping case since the channel becomes percolative around V_{th} .

Conclusions

The spatial and statistical distribution of RTN in a 30nm node NAND flash memory in terms of N_A are studied using 3-D Monte Carlo device simulation. Low N_A in NAND flash memory results in large $\Delta V_{\rm th}$ at the center of the channel region, showing jellium-like characteristics. Standard deviation of $\Delta V_{\rm th}$ increases and λ becomes available above $N_A=1\times10^{18}\sim2\times10^{18}{\rm cm}^{-3}$, which is too high for NAND, when only considering RDF. Therefore, other physical origins should be considered to explain the $\Delta V_{\rm th}$ tail bits in the previous NAND flash memory measurement reports.

Acknowledgement This work is partly supported by JSPS KAKENHI Grant Number 25820148. The authors appreciate TCAD academic committee and Prof. Hiramoto for the help and discussions.

References [1] A. Ghetti et al., *IEEE Trans. Electron Devices*, vol. 56, p. 1746, 2009. [2] S. M. Amoroso et al., *IEEE Trans. Electron Devices*, vol. 59, p. 2774, 2012. [3] A. Ghetti et al., *IEEE Trans. Electron Devices*, vol. 59, p. 309, 2012. [4] A. Torsi et al., *IEEE Trans. Electron Devices*, vol. 58, p. 11, 2011. [5] W. Xiong et al., *SOI Conf.*, p. 111, 2003. [6] N. Tega et al., *IEDM*, p. 491, 2006. [7] L. Gerrer et al., *IRPS*, 3A.2.1, 2013. [8] D. Kng et al., *Symp. VLSI Tech.*, p. 206, 2011.

