

Record-Low Contact Resistance for InAlN/AlN/GaN HEMTs on Si with Non-Gold Metal

S. Arulkumar^{1*}, G. I. Ng^{1,2**}, K. Ranjan¹, C. M. Manoj Kumar¹, S. C. Foo¹, K. S. Ang¹ and S. Vicknesh¹

¹Temasek Laboratories@NTU, Nanyang Technological University, 50 Nanyang Drive, Singapore 6375532.

²School of EEE, Nanyang Technological University, 50 Nanyang Avenue, Singapore 639798.

*E-mail: SArulkumar@pmail.ntu.edu.sg, **E-mail: eging@ntu.edu.sg

1. Introduction

InAlN/GaN high-electron-mobility transistors (HEMTs) have great advantage over conventional AlGaN/GaN HEMTs due to the larger band gap discontinuity ($\Delta E_c \sim 0.68\text{eV}$) [1], which results in 2-3 times higher two dimensional electron gas (2DEG) density in the order of $\sim 2.73 \times 10^{13}\text{ cm}^{-2}$. Moreover, AlGaN/GaN HEMTs also face the strain induced reliability due to large ($\sim 18\%$) lattice mismatch between AlGaN barrier and GaN buffer layer [1]. Lattice-matched $\text{In}_x\text{Al}_{1-x}\text{N}/\text{GaN}$ HEMT ($x \sim 0.17$) mitigates strain-induced reliability due to the absence of piezoelectric polarization which helps to improve the overall device characteristics. By inserting a thin layer of AlN between InAlN barrier layer and GaN active buffer layer, the alloy disorder scattering is significantly reduced which in turn enhances the transport properties in the channel. The optimized heterostructure with gate length scaling and efficient process technique can provide improved DC and RF performances. Recently, Yue et al., achieved very high $f_T/f_{\text{max}} = 400/33\text{ GHz}$ with 30 nm-gate-length InAlN/GaN HEMT on SiC substrate with re-grown n^+ -GaN and Au-based ohmic-contacts [2]. However, very few reports are available on InAlN/GaN HEMTs fabricated on Si substrate. Furthermore, most reported InAlN HEMTs devices were fabricated using conventional III-V gold-based ohmic metal schemes which is not compatible to existing Si process line [3]. Hence, non-gold ohmic contacts with low contact resistance (R_c) are essential for InAlN/GaN HEMTs to be manufacturable in the matured Si process line. Table I summarizes some of the best reported R_c values for “non-gold” based ohmic contacts for InAlN/GaN HEMTs on Si and SiC. Various non-gold ohmic metal stacks (Ti/Al/Ni [3], Ti/Al/Ni/W [4], Hf/Al/Ta [5], Ta/Al/Ta [6]) have been used by researchers to achieve low ohmic contact on InAlN/GaN HEMT. The lowest R_c of $0.56\text{ }\Omega\cdot\text{mm}$ so far achieved with annealing temperature at $900\text{ }^\circ\text{C}$ for 60 sec [4]. Researchers at Chalmers Univ. also achieved $R_c = 0.64\text{ }\Omega\cdot\text{mm}$ using Ta/Al/Ta metal stack on InAlN HEMT on SiC [6]. To further improve the R_c , we proposed a non-gold ohmic metal scheme using Ta with a thin-layer of Si layer for AlGaN/GaN HEMTs on Si substrate [7]. In this work, we have achieved a record-low R_c value of $0.36\text{ }\Omega\cdot\text{mm}$ in InAlN/AlN/GaN HEMTs on Si substrate using work function engineered “Ta/Si” based non-gold metal stack.

2. Experimental

The GaN HEMT structure was grown by metal-organic chemical vapour deposition (MOCVD) with a, 9-nm-thick $\text{In}_{0.17}\text{Ga}_{0.83}\text{N}$ barrier, 1-nm-thick AlN spacer layer, 1000-nm-thick i -GaN buffer and 100-nm-thick nucleation layer on high-resistivity Si (111) substrate [see Fig.1 (a)]. The grown

structure exhibited room temperature 2-DEG mobility of $786\text{ cm}^2/\text{Vs}$ and sheet carrier density of $2.74 \times 10^{13}\text{ cm}^{-2}$. After the formation of mesa isolation using dry etching by BCl_3/Cl_2 plasma, Ta/Si/Ti/Al/Ni/Ta (5/5/20/120/40/30 nm) ohmic metal was deposited and annealed at $825\text{ }^\circ\text{C}$ for 30 s in a N_2 environment with a rapid thermal annealing (RTA) system.

Figure 1 shows the current-voltage characteristics of non-gold and gold-based ohmic contacts for InAlN/AlN/GaN HEMTs on Si substrate. Inset of Fig 1 shows the total resistance versus transfer length model (TLM) gaps. The conventional gold-based ohmic contact (Ti/Al/Ni/Au) on InAlN/AlN/GaN HEMT structure exhibited an average R_c as low as $0.33\text{ }\Omega\cdot\text{mm}$ and an average specific contact resistivity (ρ_c) of $3.27 \times 10^{-6}\text{ }\Omega\cdot\text{cm}^2$. The non-gold ohmic contacts exhibited an average R_c as low as $0.36\text{ }\Omega\cdot\text{mm}$ with ρ_c of $4.47 \times 10^{-6}\text{ }\Omega\cdot\text{cm}^2$ which is comparable with the gold-based ohmic contacts. The achieved R_c is believed to be the lowest ever reported for non-gold ohmic contacts on InAlN/AlN/GaN HEMTs on Si substrate and it is




Figure 1.(a)Schematic cross-section (b) cross-sectional TEM image of T-gate on InAlN/AlN/GaN HEMT on Si substrate

Table I. Benchmarking InAlN/GaN HEMT on Si with non-gold ohmic contacts.

Affiliation	HEMT on Si	Ohmic Metal	Anneal Temp.($^\circ\text{C}$) /Time(sec)	Gate Metal	R_c [$\Omega\cdot\text{mm}$]
Alcatel [3]	InAlN/GaN	Ti/Al/Ni	800	Ta/Cu/Ta	1.53
IMRE [4]	InAlN/AlN/GaN	Ti/Al/Ni/W	900/60	RuOx	0.56
NUS [5]	InAlN/AlN/GaN	Hf/Al/Ta	600/60	-	0.59
Chalmers [6]	InAlN/AlN/GaN	Ta/Al/Ta	550/60	Ni/Au	0.64
This Work	InAlN/AlN/GaN	Ta/Si/Ti/Al/Ni/Ta	825/30	Ni/Au	0.36

also lower than that of InAlN/AlN/GaN HEMTs on SiC substrate [6]. Smooth surface morphology and good edge definition has also been observed which is similar to our non-gold ohmic contacts on AlGaN/GaN HEMT system [8]. A foot-print of $0.165\text{-}\mu\text{m}$ Schottky T-gate with $0.5\text{-}\mu\text{m}$ gate-head was formed with a metal stack of Ni/Au (150/400 nm) using electron beam lithography. Subsequently, the non-gold metal-stack Ti/Al/Ta (50/800/30 nm) was also formed as an interconnect metal. Finally, the devices were passivated with




Figure 2. Current-Voltage characteristics of gold and non-gold ohmic contacts on InAlN/AlN/GaN HEMT with a gap of 5- μm (Width=50- μm). Inset: Total resistance versus TLM gaps for Gold (left) and Non-Gold (right) ohmic contacts




Figure 3. (a) $I_{\text{DS}}-V_{\text{DS}}$ and (b) transfer characteristics of InAlN/GaN HEMTs ($W_{\text{g}}/L_{\text{g}}/L_{\text{gd}} = (2 \times 75)/0.165/1.7 \mu\text{m}$) on Si Substrate with non-gold ohmic contacts

120-nm-thick PECVD-grown SiN. The device dimensions used for this study are $L_{\text{sg}}/L_{\text{g}}/L_{\text{gd}}/W_{\text{g}} = 0.8/0.165/1.7/(2 \times 75) \mu\text{m}$. On-wafer DC and pulsed I-V characteristics of the HEMTs were measured using an Agilent B1500 semiconductor parameter analyzer and an Accent Diva D265, respectively. Microwave small-signal measurements were also carried out using an HP 8510c vector network analyzer (VNA).

3. Results and Discussions

Figure 2 shows the typical (a) $I_{\text{DS}}-V_{\text{DS}}$ and (b) transfer characteristics of 0.165- μm gate length InAlN/GaN HEMTs. The fabricated HEMTs exhibited a maximum drain current density (I_{Dmax}) of 1110 mA/mm and a maximum extrinsic transconductance (g_{mmax}) of 353 mS/mm with a good channel pinch-off. The I_{Dmax} value is slightly smaller than the reported 1170 mA/mm for 50-nm gate length with source-drain spacing of 1.0- μm [6]. However, the reported device suffered from short channel effect and exhibited high output conductance beyond $V_{\text{D}}=4\text{V}$. Figure 3(a) shows the pulsed $I_{\text{DS}}-V_{\text{DS}}$ characteristics (width=200ns, period= 1ms) of InAlN/GaN HEMTs on Si substrate with gate-lag ($V_{\text{gs0}}=-5\text{V}$, $V_{\text{ds0}}=0\text{V}$) and drain-lag ($V_{\text{gs0}}=-5\text{V}$, $V_{\text{ds0}}=10\text{V}$) conditions. Very small ($\sim 8\%$) drain current (I_{D}) collapse was observed from the gate-lag (-5,0) and drain-lag (-5,10) at $V_{\text{D}}=6\text{V}$. The observation of small I_{D} collapse in gate-lag measurement is due to the lattice-matched InAlN/GaN HEMT structure, thus the absence of piezoelectric polarization. The strain-free InAlN barrier layer has also been verified by Leach et. al.[8]. In addition, the




Figure 4. (a) Pulsed $I_{\text{DS}}-V_{\text{DS}}$ characteristics (b) Small Signal characteristics of InAlN/AlN/GaN HEMT on Si substrate.

surface related current collapse is also suppressed by the optimized SiN passivation with ammonium sulphide pre-treatment [9,10]. Figure 3 (b) shows the two-terminal gate Schottky diode characteristics. The reverse gate leakage current of the device measured at $V_{\text{G}} = -15\text{V}$ was 1.6×10^{-2} mA/mm which is typical for Ni/Au Schottky gate InAlN/GaN HEMTs. The device exhibited a Schottky barrier height of 0.81 eV with an ideality factor of 1.38. Figure 4(b) shows the small-signal microwave performance of InAlN/GaN HEMTs measured at $V_{\text{g}}=-2.2\text{V}$ and $V_{\text{D}}=6\text{V}$. Table II shows the measured DC and small signal parameters for InAlN/GaN HEMTs using gold- and non-gold-based ohmic contacts.

Table II. Device DC parameters of InAlN/GaN HEMTs with gold and non-gold ohmic contacts: $W_{\text{g}}/L_{\text{g}}/L_{\text{gd}} = (2 \times 75)/0.165/1.7 \mu\text{m}$

Ohmic metal	R_{c} ($\Omega\text{-mm}$)	I_{Dmax} [mA/mm]	g_{mmax} [mS/mm]	$f_{\text{T}}/f_{\text{max}}$ [GHz]
Ti/Al/Ni/Au	0.33	1320	363	64/72
Ta/Si/Ti/Al/Ni/Ta	0.36	1110	353	48/66

4. Conclusion

We have demonstrated for the first time 0.165- μm gate-length InAlN/GaN HEMTs on Si substrate with promising device performances using a non-gold metal stack. Ta/Si-based ohmic contact exhibited lowest $R_{\text{c}}=0.36 \Omega\text{-mm}$ with smooth surface morphology, This is comparable to the gold-based ohmic contact on the same device structure. The fabricated HEMTs exhibited I_{Dmax} of 1110 mA/mm, $g_{\text{mmax}} = 353 \text{ mS/mm}$, I_{D} collapse of $<8\%$, $f_{\text{T}}=48 \text{ GHz}$ and $f_{\text{max}}= 66 \text{ GHz}$. These results demonstrate the feasibility of using non-gold metal stack as a low R_{c} ohmic contact to achieve good performance submicron-gate InAlN/AlN/GaN HEMTs on Si substrate for high-frequency applications.

References

- [1] J. Kuzmík, IEEE Electron. Device Lett., 22 (2001) 510.
- [2] Y. Yue et al., Jpn. J. Appl. Phys., 52 (2013) 08JN14.
- [3] M. Alomari et al., 216th ECS Meeting, Austria, 2009.
- [4] S. Tripathy et al., ECS J. Sol. Stat. Sci., 3 (2014) Q84.
- [5] Y. Liu et al., 225th ECS meeting, Orlando, USA, 2014
- [6] A. Malmros et al., Phys. Stat. Soli (c) 3-4 (2014) 924.
- [7] S. Arulkumaran et al., App. Phys. Exp., 6 (2013) 016501.
- [8] J. H. Leach et al., Phys. Stat. Solidi (a), 207 (2010) 211.
- [9] S. Vicknesh et al., IMS 2012, Montreal, Canada, p1-2.
- [10] S. Arulkumaran et al., IEEE Electron. Device Lett., 34(2013)1364.