# High-k/Ge interface passivation using cycling ozone oxidation

Xu Yang<sup>1,2</sup>, Sheng-Kai Wang<sup>1</sup>, Le Han<sup>1,2</sup>, Xiong Zhang<sup>2</sup>, Bing Sun<sup>1</sup>, Hu-Dong Chang<sup>1</sup>, Wei Zhao<sup>1</sup>, Zhen-Hua Zeng<sup>1,2</sup>, Hong-Gang Liu<sup>1\*</sup> and Yi-Ping Cui<sup>2</sup>

<sup>1</sup>Microwave Device and IC Department, Institute of Microelectronics of Chinese Academy of Sciences, No.3 Bei-tu-cheng West Road, Chaoyang, Beijing 100029, China

Phone: +86-10-8299-5765 Fax: +86-10-6202-1601 E-mail: liuhonggang@ime.ac.cn

<sup>2</sup>Advanced Photonics Center, School of Electronic Science and Engineering, Southeast University,

Nanjing 210096, China

# Abstract

An in situ cycling ozone oxidation (COO) method has been introduced into the atomic layer deposition (ALD) process to form an ultrathin GeO<sub>x</sub> interfacial passivation layer with better interface quality. Also the quality of high-k film has been further improved with cyclic ozone treatment. MOS capacitors and MOSFETs fabricated with the engineered Al<sub>2</sub>O<sub>3</sub>/GeO<sub>x</sub>/Ge gate stacks exhibit good electrical characteristics.

#### 1. Introduction

In order to build high quality high-k gate stack on Ge substrate, reducing  $D_{it}$  and improving high-k film quality are the critical challenges for high-performance Ge-MOS devices. Many efforts for reducing the interface states have been made, such as plasma oxidation,<sup>[1]</sup> sulfur passivation,<sup>[2]</sup> fluorine passivation,<sup>[3]</sup> etc. Among them, forming a thin GeO<sub>2</sub> interfacial layer (IL) between high-k and Ge is considered as one of the best solutions to improve the interface quality.<sup>[4-5]</sup> Ozone shows a high oxidation activity similar with oxygen plasma, making it a possible way to form superior GeO<sub>2</sub>/Ge interface and to effectively repair the defects in high-k film generated during deposition at a low processing temperature. Therefore, starting from this point, in this study, we employed an in situ cycling ozone oxidation (COO) method in the ALD deposition process to form a high-quality Al<sub>2</sub>O<sub>3</sub>/GeO<sub>2</sub>/Ge stack with an ultrathin GeO<sub>2</sub> interfacial layer and to further eliminate the defects in high-k film. MOS capacitors and MOSFETs were fabricated to study properties of the Al<sub>2</sub>O<sub>3</sub>/GeO<sub>x</sub>/Ge gate stacks.

# 2. Experimental

N-type Ge (100) substrates ( $\sim 2 \times 10^{17} \text{ cm}^{-3}$ ) were used in this study. After an HCl-last cleaning process, the wafers were transferred into ALD chamber for Al<sub>2</sub>O<sub>3</sub> deposition. For comparison, four samples (denoted by A, B, C, D) were prepared. The details about the samples preparation are shown in Fig. 1. For samples A, B, C, 0.3nm-Al<sub>2</sub>O<sub>3</sub> was firstly deposited followed by 10min ozone treatment at  $300^{\circ}$ C for interfacial GeO<sub>x</sub> formation. Then, 4.8nm Al<sub>2</sub>O<sub>3</sub> was deposited by 6 cycles (0.8nm for one cycle). After each cycle deposition, 10min (sample A) or 2min (sample B) or Omin (sample C) ozone treatment was employed. For 10min case, we denote it as "10min-COO", and similarly

"2min-COO" for 2min case, and "0min-COO" for 0min case. For sample D, 5.1nm Al<sub>2</sub>O<sub>3</sub> was deposited without any ozone treatment. All samples were subjected to PDA at  $400^{\circ}$ C in pure oxygen ambient for 30 min.



Fig. 1 Schematic illustration of fabrication procedure of Al<sub>2</sub>O<sub>3</sub>/GeO<sub>x</sub>/Ge gate stacks for four samples A, B, C and D.

For MOSCAPs fabrication, Ti/Au gate metal was formed bv electron beam evaporation, followed by post metallization annealing at 350°C in N2. The Ge pMOSFETs were fabricated using the above-mentioned stack. XPS, C-V, and I-V, characterization were performed.

#### 3. Result and Discussion

Figure 2 shows the XPS spectra of Ge 3d for all samples. The peak at  $\sim 32.6$  eV is attributed to GeO<sub>x</sub>. There is no  $GeO_x$  growth detected at the interface for the sample without any ozone treatment, whereas the peak is apparent for the COO samples. Moreover, 2min-COO shows similar  $GeO_x$  thickness (~0.6nm) with the 0min-COO sample, while the thickness slightly increased for 10min-COO due to the diffusion of oxygen during the long time treatment.



Fig. 2 XPS spectra of Ge3d for the four samples

Figures 3(a)-(d) show the C-V characteristics of sample A-D, respectively. For the sample D without any ozone treatment [Fig. 3(d)], large frequency dispersion is observed, indicating a poor interface with large  $D_{it}$ . For samples A, B, C, after introducing the GeO<sub>x</sub> IL, the frequency dispersion has been greatly suppressed. By further comparison of the frequency dispersion between sample A, B, and C, it is observed that samples A and B show less frequency dispersion than sample C, indicating COO treatment is beneficial in reducing  $D_{it}$ , which is attributed to the enhancement of GeO<sub>x</sub> IL quality during the COO treatment. For sample A, the  $D_{it}$  value near the midgap ( $\sim 3 \times 10^{11}$  cm<sup>-2</sup> eV<sup>-1</sup>) has been extracted by low temperature conductance method.<sup>[6]</sup>



Fig. 3 C-V characteristics for samples A-D formed under various fabrication conditions, respectively.(10min-COO, 2min-COO, 0min-COO and as-deposited)

The gate leakage property of Ge MOS capacitors are shown in Fig. 4. It is obvious that the gate leakage current decreased by enhancing the COO treatment. By comparing the samples 2min-COO and 0min-COO, although both samples have the same thickness, the leakage current density  $(J_g)$  of sample 2min-COO is lower, indicating COO treatment is effective to improve the high-*k* quality. Moreover, sample 10min-COO (sample A) exhibits the least  $J_g$  at the high gate voltage, which is possibly owing to thicker GeO<sub>x</sub> than sample B; This is consistent with the XPS results.



Fig. 4 Leakage current for samples A-D, respectively (10min-COO, 2min-COO, 0min-COO and as-deposited).

Figures 5(a) and 5(b) show the typical output  $(I_D-V_D)$  and

transfer (I<sub>D</sub>-V<sub>G</sub>) characteristics of Ge (100) pMOSFETs with the Al<sub>2</sub>O<sub>3</sub>/GeO<sub>x</sub>/Ge gate stack using the 2min-COO treatment (sample B) and 0min-COO treatment (sample C). The I<sub>on</sub>/I<sub>off</sub> ratio for 2min-COO sample and 0min-COO sample are about 2.4 × 10<sup>4</sup> and 1.6 × 10<sup>4</sup> at V<sub>D</sub>=-50mV, respectively. Fig. 5(a) shows the well-behaved output characteristics of the 400- $\mu$ m × 6- $\mu$ m pMOSFETs devices, with flat drain current in the saturation region. The Ge pMOSFETs with 2min-COO treatment show a ~70% drive current improvement over the ones with 0min-COO treatment under the same overdrive of gate bias in the saturation region. A drive current of 24.3 mA/mm at V<sub>G</sub> = -3.5 V is obtained for devices with COO method.



Fig. 5  $I_D$ - $V_D$  and  $I_D$ - $V_G$  characteristics for the Ge (100) pMOSFETs (channel width=400 $\mu$ m / channel length =6 $\mu$ m). Devices with 0min-COO treatment show  $I_{on}/I_{off}$  ratio about 1.6  $\times$  10<sup>4</sup>, while devices for 2min-COO treatment exhibits  $I_{on}/I_{off}$  ratio about 2.4  $\times$  10<sup>4</sup>.

# 4. Conclusions

In conclusion, the cycling ozone oxidation process during high-*k* dielectric deposition has been found to be effective in improving quality of the GeO<sub>2</sub>/Ge interface and scaling down the GeO<sub>x</sub> interfacial layer thickness as Al<sub>2</sub>O<sub>3</sub> servers as a barrier, as well as enhancing the high-*k* dielectric quality at low oxidation temperature. Moreover, *in situ* deposition and ozone treatment in ALD system could avoid the pollution of additional processes and simplify the utilization of equipment.

## Acknowledgements

This work is supported by the National Basic Research Program of China under Grant No. 2011CBA00605, the National Natural Science Foundation of China under Grant No. 61204103, and the national Science & Technology Major Project of China under Grant No. 2011ZX02708-003.

## References

- [1] R. Zhang et al., Appl. Phys. Lett. 98 (2011) 112902.
- [2] R. Xie et al., IEEE Electron Device Lett. 28 (2007) 976.
- [3] R. Xie et al., Appl. Phys. Lett. 92 (2008) 163505
- [4] A. Delabie et al., Appl. Phys. Lett. 91 (2007) 082904
- [5] H. Matsubara et al., Appl. Phys. Lett. 93(2008) 032104

[6] E. H. Nicollian and A. Goetzberger: *Bell Syst. Tech. J.* **46** (1967) 1055.