# Performance Improvement in Lattice Matched SiGeSn/GeSn P-Channel TFET with Type-II Staggered Tunneling Junction

Hongjuan Wang<sup>1</sup>, Genquan Han<sup>1,2,\*</sup>, Yan Liu<sup>1</sup>, Chunfu Zhang<sup>2</sup>, and Yue Hao<sup>2</sup>

<sup>1</sup> Key Laboratory of Optoelectronic Technology and Systems of the Education Ministry, Chongqing University, China.

<sup>2</sup> Wide Bandgap Semiconductor Technology Disciplines State Key Laboratory, Xidian University, China.

\*Email: hangenquan@ieee.org

## Abstract

Lattice matched SiGeSn/GeSn hetero-PTFET with type-II staggered tunneling junction (TJ) is characterized by simulation. By tuning the material compositions, lattice matching and type-II band alignment at the  $\Gamma$ -point is obtained at SiGeSn/GeSn interface. Hetero-PTFETs demonstrate a steeper SS and an enhanced  $|I_{\rm ON}|$  compared to GeSn homo-PTFET, which is due to the modulating effect of staggered TJ on band-to-band tunneling.

## 1. Introduction

Recently, GeSn has attracted extensive research interests as a TFET material because of its direct band-to-band tunneling (BTBT) and easy integration on Si platform [1], [2]. Although, experimental and theoretical studies on GeSn TFETs have exploited great progress, there is still lack of the exploration of GeSn based TFETs with type-II staggered tunneling junction (TJ), which can improve the on-state current  $I_{\rm ON}$  while maintain steep subthreshold swing (SS) and low off-state current  $I_{\rm OFF}$ [3-9].

In this work, SiGeSn/GeSn hetero p-channel TFET (hetero-PTFET) with type-II staggered TJ is designed and characterized by simulation. The different compositions of GeSn and Si-GeSn are chosen to provide type-II band alignment at the  $\Gamma$ -point as well as lattice matching. Significant performance enhancement is achieved in hetero-PTFETs over GeSn homo devices.

## 2. Band Structures of SiGeSn/GeSn and Device Simulation

The energy band structures of GeSn and SiGeSn were calculated utilizing the nonlocal empirical pseudopotential method (EPM) [Fig. 1 (a)]. SiGeSn and GeSn used in this work are direct bandgap materials. For GeSn, pseudopotential factors were taken from Ref. [10]. While for SiGeSn, the pseudopotential factors were adjusted to make the calculated bandgaps at  $\Gamma$  and L points consistent with the data obtained by formula (1) with bowing parameters listed in Table I,

$$E_{G,Si_{1-y-c}Ge_{y}Sn_{z}} = E_{G,Si} (1-y-z) + E_{G,Ge_{y}} y + E_{G,Sn} z - b_{G,Gi_{y}} (1-y-z) y - b_{G,Gi_{y}} (1-y-z) z - b_{SiSn} y z$$
(1)

The band alignment at lattice matched SiGeSn/GeSn interface shown in Fig. 1(b) was calculated by Jaros' theory [11], which has been widely used to calculate the band offsets for many heterojunctions. Relative to the valence band of  $Ge_{1-x}Sn_x$ , the average valence band energies for  $Si_{1-y-z}Ge_ySn_z$  are expressed as 0.69x-0.48y+0.69z eV [12].

Fig. 2(a) presents the schematic of SiGeSn/GeSn hetero-PTFET. Carrier effective masses used in simulation were extracted from full bands of materials calculated by EPM. Lattice matched SiGeSn/GeSn heterojunction with type-II staggered band lineup [Fig. 2(b)], is used as the source/channel TJ. 2D self-consistent device simulations were carried out utilizing TCAD simulator, which implements a dynamic nonlocal tunneling algorithm. Quantum confinement model provided by software was taken into account.

Table I Band parameters used in the calculation of band alignment at Si-GeSn/GeSn interface [10], [12]-[14]





Fig. 1. (a) Energy band structures along L- $\Gamma$ -X direction in the Brillouin zone of  $Ge_{0.90}Sn_{0.10}$  (upper) and  $Si_{0.40}Ge_{0.40}Sn_{0.20}$  (lower) calculated by the nonlocal EPM. (b) Band alignment for lattice matched  $Si_{1.y-z}Ge_ySn_z/Ge_{0.92}Sn_{0.08}$ ,  $Si_{1.y-z}Ge_ySn_z/Ge_{0.90}Sn_{0.10}$ , and  $Si_{1.y-z}Ge_ySn_z/Ge_{0.88}Sn_{0.12}$ . Staggered heterojunction can be formed at Si-GeSn/GeSn interface by increasing Sn composition in SiGeSn.



Fig. 2. (a) Schematic of SiGeSn/GeSn hetero-PTFET. (b) Schematic of the type-II staggered tunneling junction at source/channel interface.

### 3. Results and Discussion

Simulated |I<sub>DS</sub>|-V<sub>GS</sub> curves of lattice matched Si<sub>1-y-z</sub>Ge<sub>v</sub>Sn<sub>z</sub>/  $Ge_{1-x}Sn_x$  hetero-PTFETs (x, y, z = 0.08, 0.33, 0.20, 0.10, 0.40, 0.20; and 0.12, 0.49, 0.20) and  $\text{Ge}_{1-x}\text{Sn}_x$  homo devices (x = 0.08, 0.10, and 0.12) are shown in Fig. 3(a). Each hetero-PTFET demonstrates lower leakage floor current, sharper turn-on characteristic, and enhanced drive current over its corresponding homo control transistor. The improvement in point and average SS is achieved in hetero-PTFETs as compared to homo devices [Fig. 3(b) and 3(c)]. Point SS obtained at each  $V_{GS}$  is defined as  $dV_{GS}/d(\lg |I_{DS}|)$ . The higher maximum  $|I_{DS}|$  with sub-60 mV/decade SS is achieved in hetero-PTFET over homo device [Fig. 3(b)]. Average SS is extracted from  $|I_{DS}|$ -V<sub>GS</sub> curves, where  $V_{GS}$  various from  $V_{TH}$  to the value of  $V_{\text{TH}}$ -0.3 V. Here, the  $V_{\text{TH}}$  is defined as the  $V_{\text{GS}}$  at  $|I_{\text{DS}}|$  of  $10^{-10}$  A/µm. Fig. 3(d) compares the  $|I_{ON}|$  of hetero-PTFETs and homo devices at  $|V_{DD}|=0.3V$ , showing that hetero-PTFETs achieve much higher  $|I_{ON}|$  compared to the homo devices. An  $|I_{ON}|$  of 22.87µA/µm is obtained in Si<sub>0.31</sub>Ge<sub>0.49</sub>Sn<sub>0.20</sub>/ Ge<sub>0.88</sub>Sn<sub>0.12</sub> hetero-PTFET at  $|V_{DD}|$  of 0.3 V, which is 2.3 times higher than that of Ge<sub>0.88</sub>Sn<sub>0.12</sub> homo device, 9.94 µA/µm.



Fig. 3. (a) Simulated  $|I_{DS}|$ - $V_{GS}$  curves for SiGeSn/GeSn hetero-PTFETs and GeSn homo devices. (b) and (c) indicating the superior SS in hetero-PTFETs over the GeSn homo devices. (d) Comparison of  $|I_{ON}|$  for hetero and homo devices with different compositions at  $V_{DD} = -0.3V$ . Si<sub>0.31</sub>Ge<sub>0.49</sub>Sn<sub>0.20</sub>/Ge<sub>0.88</sub>Sn<sub>0.12</sub> hetero-PTFET achieves 2.3 times higher  $|I_{ON}|$  as compared to Ge<sub>0.90</sub>Sn<sub>0.10</sub> homo-PTFET.

To illustrate the modulation effect of type-II staggered hetero-junction on the BTBT, energy band diagram and carrier density distributions are extracted. Fig. 4(a) compares the energy band diagrams along source to channel direction for the  $Si_{0.40}Ge_{0.40}Sn_{0.20}/Ge_{0.90}Sn_{0.10}$  heteroand Ge<sub>0.90</sub>Sn<sub>0.10</sub> homo-PTFETs at  $|V_{DD}|=0.3$  V. Both devices demonstrate a similar tunneling barrier, indicating the tunneling barrier is not much affected by the presence of hetero TJ at the fixed  $|V_{GS}-V_{TH}|$ . Fig. 4(b) depicts the carrier density profiles along source to channel direction at  $|V_{DD}|$  of 0.3V. Hetero-PTFET achieves a more abrupt hole profile and a higher carrier density near TJ over the homo device. This also can be seen from the spatial distributions of carrier density [Fig. 5]. It has been reported that the more abrupt hole profile and higher hole concentration at TJ benefit the improvement of BTBT rate in TFETs. From Fig. 5, we can see that the central regions of hole density in hetero-PTFET are closer to TJ compared to homo device, which contributes to shorter tunneling path and higher tunneling probability.



Fig. 4. (a) Energy band diagrams and (b) Carrier density profiles near surface along source to channel direction for  $Si_{0.40}$  Ge<sub>0.40</sub>Sn<sub>0.20</sub>/Ge<sub>0.90</sub>Sn<sub>0.10</sub> hetero-PTFET and Ge<sub>0.90</sub>Sn<sub>0.10</sub> homo-PTFET at  $|V_{DS}|=|V_{GS}-V_{TH}|=0.3$  V.



Fig. 5. Contour plots of carrier density for  $Si_{0.40}Ge_{0.40}Sn_{0.20}/Ge_{0.90}Sn_{0.10}$ hetero-PTFET and  $Ge_{0.90}Sn_{0.10}$  homo device at  $V_{DS}=V_{GS}-V_{TH}=-0.3V$ .



Fig. 6. Spatial distributions of  $G_{\text{BTBT}}$  for  $\text{Si}_{0.40}\text{Ge}_{0.40}\text{Sn}_{0.20}/\text{Ge}_{0.90}\text{Sn}_{0.10}$  hetero-PTFET and  $\text{Ge}_{0.90}\text{Sn}_{0.10}$  homo device at  $V_{\text{DS}}=V_{\text{CS}}-V_{\text{TH}}=-0.3$ V. The hetero transistor demonstrates a larger peak  $G_{\text{BTBT}}$  over homo device.

The impact of hetero-junction on BTBT of devices in on state is further analyzed by plotting the distribution of carrier generation rate  $G_{\text{BTBT}}$  (Fig. 6), which directly determines the magnitude of tunneling current. At  $|V_{\text{DD}}|=0.3\text{V}$ ,  $\text{Si}_{0.40}\text{Ge}_{0.40}\text{Sn}_{0.20}/\text{Ge}_{0.90}\text{Sn}_{0.10}$ hetero-PTFET demonstrates a higher peak value of  $G_{\text{BTBT}}$  compared to the  $\text{Ge}_{0.90}\text{Sn}_{0.10}$  homo transistor. It is also noticed that the maximum  $G_{\text{BTBT}}$  centers in hetero-PTFET have a larger distribution area than that in homo device. We conclude that the aforementioned two points contribute to the enhancement of tunneling current in hetero device in comparison with the homo-PTFET.

#### 4. Conclusions

SiGeSn/GeSn hetero-PTFET is designed and investigated. It is demonstrated that the modulation effect of type-II staggered hetero-junction on BTBT leads to a higher  $G_{\text{BTBT}}$  in hetero-PTFETs over the homo devices, which contributes to higher  $|I_{\text{ON}}|$  and steeper SS in hetero-PTFETs.

## References

- [1] Y. Yang et al., IEDM (2012) 379.
- [2] R. Kotlyar et al., Appl. Phys. Lett. 102 (2013) 113106.
- [3] U. E. Avci et al., IEDM (2013) 96.
- [4] M. Liu et al., IEEE Trans. Electron. Devices. 62 (2015) 1262.
- [5] M. Kim et al., IEDM (2014) 331.
- [6] W. Hsu et al., Appl. Phys. Lett. 103 (2013) 093501.
- [7] K. Tomioka et al., VLSI (2012) 47.
- [8] G. Dewey et al., IEDM (2011) 785.
- [9] R. Bijesh et al., IEDM (2013) 687.
- [10] S. Gupta et al., J. Appl. Phys. 13 (2013) 073707.
- [11] M. Jaros., Phys. Rev. B. 37 (1988) 7112.
- [12] G. Sun et al., J. Appl. Phys. 108 (2007) 033107.
- [13] V. R. D'Costa et al., Solid State Communications. 138 (2006) 309.
- [14] J. Weber et al., Phys. Rev. B. 40 (1989) 5683.