A 600-μW Ultra-Low-Power Associative Processor for Image Pattern Recognition Employing Magnetic Tunnel Junction (MTJ) Based Nonvolatile Memories with Novel Intelligent Power-Gating (IPG) Scheme


1 Center for Innovative Integrated Electronics Systems, Tohoku University, 2 Research Institute of Electrical Communications, Tohoku University, 3 Graduate School of Engineering, Tohoku University, 4 JST-ACCEL, 468-1 Aramaki Aza Aoba, Aoba-ku, Sendai, 980-0845, Japan, Tel: +81-22-796-3427, Email: tetsuo.endoh@cies.tohoku.ac.jp

Abstract

An associative processor using magnetic tunnel junction (MTJ) based nonvolatile memories has been proposed and fabricated under 90nm CMOS/70nm perpendicular-MTJ (p-MTJ) hybrid process for achieving the exceptionally low-power performance of image pattern recognition. A 20Kb 4-Transistor 2-MTJ (4T-2MTJ) STT-MRAM was adopted to completely eliminate the standby power. An intelligent power-gating (IPG) scheme specialized for this STT-MRAM is employed to optimize the operation power by only activating currently accessed memory cells. The Operations of prototype chip at 20MHz are demonstrated by measurement. The proposed processor successfully carries out single Bag-of-Feature based texture pattern matching within 6.5μs, and the measured average operation power of entire processor is only 600pW. Comparing to the twin chip designed with 6T-SRAM and the circuit used in recent conventional works, 91.2% and more than 98.4% power reductions are achieved, respectively.

1. Introduction

Image pattern recognition plays essential role in various time-critical applications such as automotive vehicle control, human-computer interface, video surveillance, and so forth. For achieving the high-speed performance, a number of dedicated processors have been developed [1,2]. However, in these conventional processors, large-capacity volatile embedded memory is commonly-required to transfer template data from the low-speed stand-alone storage devices for realizing highly concurrent processing. Generally, the higher recognition accuracy is demanded, the larger volume memory is necessary for storing more template data. As a result, the large power consumption remains as the inescapable serious issue, especially for those battery-powered systems that must keep power-on impartibly and constantly. Moreover, fine-grain PG technique is also adopted in the IPG scheme as shown in Fig. 3. Every grain of 8 memory cells in the MU has an independent power line driver (PLD) which is controlled through the clock, the WL and the power enable (PE) signal given from DPU. Thus, only activating the currently accessed memory grain becomes possible. It should be noted that, with this IPG scheme, extending memory capacity (number of templates) used in the proposed processor will not cause increase of power consumption. The detailed circuit configurations of 4T-2MTJ memory cells, PLD, DPU and MMU in the processor are described in Fig. 4.

2. Processor Architecture with IPG Scheme

Fig. 1 (a) shows the entire processor architecture, which consists: N template memory units (MUs) coupled with N data-mask/power-gating units (DPUs); K centroid MUs; a word-line (WL) decoder, a multiplexer and a Manhattan Matching Unit (MMU). The proposed processor searches out the candidate most similar to the target pattern from all N templates as the final recognition result utilizing Manhattan distance calculation described in Fig. 1 (b) as similarity evaluation method. Fig. 2 explains the processor operation with IPG scheme. In the IPG scheme, both the template and centroid stored in MUs are 128-D image feature patterns with 1Kb digital data in each. The N templates are preassigned into K clusters with K cluster IDs (CIDs) stored in corresponding DPUs, and the centroid indicates pre-calculated mean vector of the templates in each cluster. Firstly, the centroid most similar to the target is detected from centroid MUs. Then the final recognition result is found out from the corresponding template MUs with particular CID indicating the detected centroid. Thus, all idle MUs (all template MUs with the other CIDs) can be powered off during the entire operation. It should be noted that N is generally much larger than K in most of the recognition applications. Therefore, operation power can be significantly reduced comparing to the volatile memory based systems that must keep power-on impartibly and constantly. The prevalent data. As a result, the large power consumption remains as the inescapable serious issue, especially for those battery-powered systems that must keep power-on impartibly and constantly.
References


Fig.1 Entire architecture of the proposed associative processor with IPG scheme.

Fig. 2 Basic processor operation with IPG (PG operation among MUs).

Fig. 3 Fine-grained power gating of IPG Scheme (PG operation inside 1 activated MU) for further power reduction.

Fig. 4 The detailed circuit configuration of (a) 4T-2MTJ memory cell, (b) PLD, (c) DPU and (d) MMU.

Fig. 5 SPICE waveforms of IPG-based power control with eight 3-D template data.

Fig. 6 Demonstration results for texture recognition. (Performing 1 BoF texture pattern matching in 6.5 μs)

Fig. 7 Photograph of the fabricated prototype chip.

Fig. 8 Measured waveforms of associative operation with IPG.

Fig. 9 VDD dependence of power.

Fig. 10 Comparisons of power and circuit area of processor core.

TABLE I Comparison of Specification and Performance

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Case Size</td>
<td>130 nm x 2.5 nm</td>
<td>130 nm x 0.8 nm</td>
<td>0.13 μm x 0.9 mm</td>
<td>0.13 μm x 0.9 mm</td>
</tr>
<tr>
<td>Supply Voltage</td>
<td>1.2 V</td>
<td>1.2 V</td>
<td>1.2 V</td>
<td>0.9 V</td>
</tr>
<tr>
<td>Average Power of Recognition Core</td>
<td>37 mW</td>
<td>86 mW</td>
<td>6.8 mW</td>
<td>600 μW</td>
</tr>
<tr>
<td>Throughput</td>
<td>4 cycles/Vector</td>
<td>8 cycles/Vector</td>
<td>128 cycles/Vector</td>
<td>128 cycles/Vector</td>
</tr>
<tr>
<td>Frequency</td>
<td>200 MHz</td>
<td>200 MHz</td>
<td>20 MHz</td>
<td>20 MHz</td>
</tr>
</tbody>
</table>

* Estimated matching throughput with uniform processing data format (128D 128-Byte pattern).