Investigation of Carbon Nanotube Memory Cell Array Program Characteristics

Sheyang Ning¹, Tomoko Ogura Iwasaki¹, Eisuke Yanagizawa¹, Shogo Hachiya¹, Glen Rosendale²,

Monte Manning², Darlene Viviani², Thomas Rueckes², Ken Takeuchi¹

¹Chuo University, 1-13-27, Kasuga, Bunkyo-ku, Tokyo 112-8551, Japan

²Nantero Inc., 25-E Olympia Avenue, Woburn, MA 01801, USA

Phone: +81-3-3817-7374 E-mail: ning@takeuchi-lab.org

Abstract

A 4 M-bit carbon nanotube (CNT) based non-volatile memory (NRAM) cell array is measured to investigate program characteristics. In detail, first, reset is measured by controlling the program voltage and current independently. Reset is found mainly dependent on the program voltage rather than the program current. Next, 10^8 write cycles are applied to the memory cell array and no cell array wear-out or broken cell is found. Finally, program characteristics of two verify-reset schemes are compared. The maximum verify-reset voltage can be reduced by increasing the number of reset pulses.

1. Introduction

The resistance switching in NRAM is attributed to the modulation of distance and tunneling current between CNTs [1]. The NRAM single cell has demonstrated $> 10^{11}$ program endurance, 20 µA program current and potential of multi-level cell [2], which make NRAM a strong candidate for next generation non-volatile memories. In [3], a 4 M-bit 250 nm NRAM cell array is measured to show basic NRAM cell array program characteristics, such as 50 ns access time, cell read current over 10^4 write cycles, $15 \,\mu\text{A}$ cell program current and resistance distributions before and after 120°C, 24 hours data retention. However, the characteristics of program error and verify-program scheme are not investigated. In this work, a 4 M-bit 116 nm NRAM cell array is measured. The program characteristics, such as program error and verify-reset scheme, are investigated for the first time. In specific, first, reset bit error rate (BER) is measured by controlling reset voltage and current independently. Reset is found more dependent on the program voltage rather than the program current. Furthermore, no wear-out or broken cell is found after 10⁸ write cycles. Lastly, the program characteristics of two verify-reset schemes are compared. The maximum verify-reset voltage can be reduced by increasing the number of reset pulses.

2. NRAM Single Cell Program Characteristics

The mechanism of NRAM cell resistance switching is shown in Fig. 1 [1]. The distance between CNTs can be decreased and increased during set and reset, respectively, which changes NRAM cell tunneling current and resistance during read [1]. In Table 1, the measurement on single NRAM cell [2] shows higher program endurance and lower program current compared with Al_xO_y based Resistive Random Access Memory (ReRAM) [4] and Phase-change RAM (PRAM) [5], [6].

3. NRAM Cell Array Program Characteristics

Fig. 2 shows the photograph of 4 M-bit NRAM test chip [3]. The memory cell array structure is shown in Fig. 3 [3]. Fig. 4(a) shows that reset voltage and current can be changed independently by controlling the source-line (SL) and word-line (WL) voltages. In Fig. 4(b), reset BER decreases by increasing the program voltage (SL voltage), even when the current is low (WL voltage is low). As a result, reset is more dependent on the program voltage

compared with the program current. Fig. 5 shows a verify-set [2] scheme and two verify-reset [2] schemes which are measured in this paper for the cell array program. The verify-set and verify-reset scheme 1 increase program voltage monotonically. On the other hand, the single NRAM cell can effectively reset by applying multiple reset pulses with fixed voltage [2]. Similarly, in the verify-reset scheme 2 the maximum reset voltage is fixed at the predetermined value and the number of pulses with fixed reset voltage increases to reduce BER. From Fig. 6 to Fig. 8, the verify-reset scheme 1 is used. Figs. 6(a) and 6(b)compare measured BER reduction during verify-set and verify-reset, respectively, after 10^3 and 10^8 write cycles [3]. The NRAM cell array does not wear-out after endurance [3]. Fig. 7 shows the measured NRAM cell array set and reset BERs after verify-program. Each data point is the maximum BER in 5 continuous write cycles. Between two data points, set and reset pulses are repeated without using verify-program scheme to save the measurement time. The reset BER is dominant over 10⁸ write cycles compared with set BER. Figs. 8(a) and 8(b) show measured set and reset error rates of each NRAM bit after 10⁸ write cycles. No broken cell is observed.

In Fig. 9, two NRAM cell array verify-reset schemes are measured. Compared with the verify-reset scheme 1, the maximum program voltage is lower in the scheme 2 and similar reset BER is obtained by applying more program pulses. Fig. 10 compares the cell array program scheme by using different memory cell array structures [7]. The common source-line (SL) architecture achieves the high density array. Reset pulses are applied to cells connected to the common source-line. In this work, the common source-line architecture is assumed to evaluate the NRAM cell array program time. Table 2 summarizes the NRAM cell array program characteristics. First, the reset program is mainly dependent on the SL voltage. Second, reset error rate is higher than set error rate. No broken cell is found after the 10^8 write cycles. Third, tradeoff of maximum reset voltage and program time is observed in two verify-reset schemes. The scheme 1 has shorter program time but higher reset voltage. In contrast, the scheme 2 has lower reset voltage but longer program time.

4. Conclusion

This paper shows the first comprehensive analysis of the program characteristics of 116 nm, 4 M-bit NRAM cell array. Two verify-reset schemes are compared to show the tradeoff between the maximum reset voltage and the program time.

Reference

 T. Rueckes, Int. Tech. Roadmap for Semiconductors, 2013, presentation. [2] S. Ning et al., Symp. on VLSI Tech., 2014, pp. 120–121. [3] G. Rosendale et al., European Solid-State Circuits Conference, 2010, pp. 478–481. [4] S. Ning et al., Solid-State Electronics, vol. 103, pp. 64–72, Jan., 2015. [5] H. Y. Cheng et al., IEEE Int. Electron Devices Meeting, 2013, pp. 30.6.1–30.6.4.
K. Johguchi et al., IEEE Int. Reliability Physics Symp., 2013, pp. MY.5.1–MY.5.4. [7] B. Zhao et al., Design, Automation and Test in Europe, 2012, pp. 1451–1454.






Fig. 4 (a) One pulse reset by changing program voltage and Fig. 5 (a) Verify-set scheme and (b) two verify-reset schemes. The source-line (SL) voltage.








Fig. 8 Measured (a) set and (b) reset program error rates of each NRAM bit (total 256 Bytes) after 10^8 write cycles. No broken cell is observed. The verify-reset scheme 1 is used in this measurement.




Fig. 10 Comparison of cell array program time. The common source-line architecture is assumed to evaluate the NRAM cell array program time. In this architecture, verify-set and verify-reset are applied in serial [7].

current independently. (b) Measured 256 Bytes NRAM cell array Program voltage increases monotonically in verify-set and reset bit error rate (BER). Reset errors is mainly dependent on verify-reset scheme 1. In contrast, verify-reset scheme 2 has lower maximum voltage and more reset pulses than the scheme 1.






Fig. 7 Measured 256 Bytes NRAM cell array program BER over 10⁸ write cycles. Reset error is more than set error. The verify-reset scheme 1 is used.





Reset

ള




Table 2 Summary of NRAM cell array program characteristics.

1. Reset program (Fig. 4)	Mainly depends on SL voltage			
2. Error analysis (Fig. 8)	Reset error is dominant. No broken cell after 10 ⁸ write cycles			
3. Verify-reset schemes [2] (Fig. 9)		Maximum reset SL voltage (a.u.)	★ Set + reset time (a.u.)	Set + reset BER (a.u.)
	Scheme 1	1 (high)	1 (<mark>short</mark>)	1
	Scheme 2	0.86 (<mark>low</mark>)	1.18 (long)	0.99 (similar)

Assume using the high density array, as shown in Fig. 10.