

# Enhancement Mode AlGaIn/GaN MIS-HEMTs Using Multilayer HfO<sub>2</sub>/La<sub>2</sub>O<sub>3</sub> Gate Insulator for High Power Application

Yu-Xiang Huang<sup>1</sup>, Wang-Cheng Shih<sup>1</sup>, Tai-Wei Lin<sup>1</sup>, Chia-Hsun Wu<sup>2</sup>, Yueh-Chin Lin<sup>2</sup>, Jer-Shen Maa<sup>3</sup>, Edward Yi Chang<sup>2,4,5</sup>, Kuniyuki Kakushima<sup>6</sup> and Hiroshi Iwai<sup>5,6</sup>

<sup>1</sup>Institute of Photonic System, National Chiao-Tung University (NCTU).

1001 Ta Hsueh Road, Hsinchu 30010, Taiwan, R.O.C.

Phone: +886-9-7533-6201 E-mail: keven-aaa@hotmail.com

<sup>2</sup>Department of Materials Science and Engineering, National Chiao-Tung University (NCTU).

<sup>3</sup>Department of Lighting and Energy Photonics, National Chiao-Tung University (NCTU).

<sup>4</sup>Institute of Electronics Engineering, National Chiao-Tung University (NCTU).

<sup>5</sup>International college of Semiconductor Technology, National Chiao-Tung University (NCTU).

<sup>6</sup>Interdisciplinary Graduate School of Science and Engineering, Tokyo Institute of Technology, J2-68, 4259 Nagatsuta, Midori-ku, Yokohama 226-8502, Japan

## Abstract

In this study, a gate recessed E-mode AlGaIn/GaN MIS-HEMTs using multilayer HfO<sub>2</sub>/La<sub>2</sub>O<sub>3</sub> gate insulator is presented for high power application. The E-mode device with 10 nm multilayer gate insulator HfO<sub>2</sub>/La<sub>2</sub>O<sub>3</sub> exhibits maximum current density of 490 mA/mm, maximum transconductance of 140 mS/mm, low sub-threshold slope (SS) of 97.8 mV/decade and low threshold voltage hysteresis.

## 1. Introduction

Recently, AlGaIn/GaN high-electron-mobility transistor (HEMT) devices have become very popular for power device application, due to their excellent electric properties, such as wide bandgap (3.4 eV), high saturation velocity ( $2.5 \times 10^7$  cm/s), large breakdown electrical field (3.3 MV/cm) [1]. Because the AlGaIn/GaN HEMTs power devices are potential candidates for the electrical vehicle applications, it is necessary to have E-mode AlGaIn/GaN HEMTs in view of safety issue and simple design on the circuit [2]. In order to improve performance of E-mode device, we would use gate insulator to get some goals, such as higher gate voltage swing, lower gate leakage current or more positive threshold voltage. However, when the E-mode AlGaIn/GaN MIS-HEMTs are used for high power device, the high positive gate voltage may induce the electrons in the 2DEG channel into the deep states at the interface between insulator and AlGaIn layer, and results in the threshold voltage hysteresis effect [3].

In this study, we fabricated a gate recessed AlGaIn/GaN MIS-HEMT with multilayer HfO<sub>2</sub>/La<sub>2</sub>O<sub>3</sub> gate insulator. Because oxygen vacancy density in HfLaO is reduced, it is proven to improve  $V_{th}$  instability effectively [4]. As a result, we decide to take the composite insulator HfO<sub>2</sub>/La<sub>2</sub>O<sub>3</sub> as the gate insulator. The device shows low threshold voltage hysteresis with proved capacitance-voltage and DC characteristic.

## 2. Device fabrication and measurement

The wafers used in this study were grown by MOCVD on the silicon substrate, it includes a 1  $\mu$ m GaN buffer, a 25 nm undoped AlGaIn barrier and 10 nm undoped GaN cap layer. For the device fabrication, first, the multilayer metal of Ti/Al/Ni/Au was deposited by

E-Gun evaporator and annealed by rapid thermal annealing (RTA) system at 800 °C for 60 seconds in N<sub>2</sub> ambient to form Ohmic contacts. Then, the mesa isolation was formed by using inductively coupled plasma (ICP) etch with Cl<sub>2</sub> gas to define the active region, the etching depth was 200 nm. Then, the multilayer HfO<sub>2</sub>/La<sub>2</sub>O<sub>3</sub> gate insulator was deposited by molecular beam deposition (MBD) after gate region etching. The gate length was 2  $\mu$ m. Afterward, a post-deposition annealing (PDA) was carried out at 600 °C in N<sub>2</sub> ambient for 5 minutes. Finally, Ni/Au gate metal was deposited by E-Gun evaporator and the gate region was defined by etching (Fig. 1(a)). Furthermore, the MOS capacitor was fabricated to investigate the quality of the HfO<sub>2</sub>/La<sub>2</sub>O<sub>3</sub> stack gate insulator, as shown in Fig. 1(b).

Agilent E5270B power device analyzer was used for DC characteristic and hysteresis measurement of the samples. Capacitance-voltage characteristic and off-state breakdown voltage of the samples were measured by Agilent 4284 LCR meter and Agilent B1505A power device analyzer, respectively.




Fig. 1. (a) The structure of the device (b) The structure of the MOS capacitor.

## 3. Results and discussions

### 3.1 DC measurements

In Fig. 2(a), the maximum drain-source current of 490 mA/mm at  $V_{GS} = 4.5$  V and  $V_{DS} = 7$  V is observed. Fig. 2(b) shows a threshold voltage of 0.4 V by linear extrapolation of the transfer curve and maximum transconductance of  $G_{m,max} = 140$  mS/mm at  $V_{GS} = 1.6$  V and  $V_{DS} = 10$  V. The subthreshold slope (SS) of the sample is 97.8 mV/decade.

### 3.2 Breakdown voltage test

The breakdown voltage of the gate recessed MIS-HEMTs with  $\text{HfO}_2/\text{La}_2\text{O}_3$  stack gate insulator is shown in Fig. 3. When the drain bias was increased to 510 V,  $I_{\text{DS}} = 1 \text{ mA/mm}$  at  $V_{\text{GS}} = 0 \text{ V}$ .

### 3.3 Hysteresis effect

The possible reason of the threshold voltage shift is due to the traps at the insulator/AlGaN interface which cause the hysteresis effect in the I-V curve. To test the quality of the insulator  $\text{HfO}_2/\text{La}_2\text{O}_3$  of the MOS capacitor was measured the capacitance-voltage characteristic [4]. The results are shown in Fig. 4(a). After the test, the  $V_{\text{th}}$  hysteresis shows a small shift when the bias swept from -5 V to +2 V and +2 V to -5 V for the E-mode AlGaN/GaN MIS-HEMTs. Therefore,  $\text{HfO}_2/\text{La}_2\text{O}_3$  was used as the stack gate insulator. Fig. 4(b) shows the low hysteresis effect as predicted.




Fig. 2. (a)  $I_{\text{D}}-V_{\text{D}}$  characteristics (b)  $I_{\text{D}}/G_{\text{m}}-V_{\text{G}}$  characteristics of gate recessed MIS-HEMTs with  $\text{HfO}_2/\text{La}_2\text{O}_3$  stack gate insulator.




Fig. 3. The off-state breakdown characteristic of gate recessed MIS-HEMTs with  $\text{HfO}_2/\text{La}_2\text{O}_3$  stack gate insulator.




Fig. 4 (a) Hysteresis of capacitance-voltage curve. (b) Hysteresis of  $I_{\text{DS}}-V_{\text{GS}}$  curve of gate recessed MIS-HEMTs with  $\text{HfO}_2/\text{La}_2\text{O}_3$  stack gate insulator.

## 4. Conclusions

In this study, an E-mode GaN MIS-HEMT with  $\text{HfO}_2/\text{La}_2\text{O}_3$  stack gate is investigated. The device showed a positive threshold voltage, a maximum current density of 490 mA/mm, a maximum transconductance of 140 mS/mm and an off-state breakdown of 510 V. Moreover, the device demonstrated a low threshold voltage hysteresis. Compared to the other gate insulator, as shown in Table 1, the composite insulator  $\text{HfO}_2/\text{La}_2\text{O}_3$  is a very promising gate stack insulator for the E-mode AlGaN/GaN MIS-HEMTs for high power application.

Table 1.

Gate insulator	$V_{\text{th}} / L_{\text{g}} / t_{\text{ox}}$	$I_{\text{D}} / G_{\text{m,max}}$	Breakdown voltage	hysteresis effect
$\text{HfO}_2 / \text{La}_2\text{O}_3$	0.4 V / $2 \mu\text{m}$ / 10 nm	443 mA/mm ( $V_{\text{DS}} = 10 \text{ V}$ , $V_{\text{GS}} = 4 \text{ V}$ ) / 140 mS/mm ( $V_{\text{DS}} = 10 \text{ V}$ , $V_{\text{GS}} = 1.6 \text{ V}$ )	510 V	45.5 mV
$\text{Al}_2\text{O}_3$ [6]	1.7 V / $1.5 \mu\text{m}$ / 10 nm	200 mA/mm ( $V_{\text{DS}} = 10 \text{ V}$ , $V_{\text{GS}} = 4 \text{ V}$ ) / 114 mS/mm ( $V_{\text{DS}} = 10 \text{ V}$ , $V_{\text{GS}} = 3 \text{ V}$ )	182 V	0.7 V

## Acknowledgements

This work was sponsored by National Chung-Shan Institute of Science & Technology, Taiwan, under Grant No. CSIST-0101-V108 (104).

## References

- [1] Y. C. Lin *et al.*, *Applied Physics Express*, vol. 6, pp. 091003-1-091003-3, 2013.
- [2] T. E. Hsieh, *et al.*, *IEEE Electron Device Lett*, vol. 35, no. 7, pp. 732-734, July 2014.
- [3] Y. Lu *et al.*, *Phys. Status Solidi C*, vol. 10, no.11, pp. 1397-1400, Nov. 2013.
- [4] X.P. Wang *et al.*, *Symp. VLSI Tech.*, pp. 9, 2006.
- [5] H.-C. Chiu *et al.*, *Journal of the Electrochemical Society*, vol.157, no. 2, pp.H160-H164, 2010.
- [6] Ye Wang *et al.*, *IEEE Electron Device Lett*, vol. 34, no. 11, Nov. 2013