New Findings on the Gate-Length Dependence of Subthreshold Swing for Ultra-Thin-Body Negative Capacitance FETs

Chih-Peng Tsai and Pin Su
Department of Electronics Engineering & Institute of Electronics, National Chiao Tung University, Taiwan
Email: pochingo.ee03g@nctu.edu.tw

Abstract
This work investigates the gate length (Lg) dependence of subthreshold swing (SS) for ultra-thin-body (UTB) Negative-Capacitance-FET (NCFET) by TCAD numerical simulation coupled with 1D Landau equation. Our study indicates that, while the SS of conventional MOSFETs degrades as Lg decreases, the SS of NCFETs improves as gate length decreases because the amplification of gate voltage can be higher in shorter gate length due to stronger drain coupling.

Introduction
NCFET is one of the promising post-CMOS device candidates that may achieve a subthreshold swing smaller than the Boltzmann limit of 60 mV/decade [1]. With similar current transport mechanism to MOSFET [2], NCFET has a layer of ferroelectric material with negative capacitance coating on the gate metal of the bottom MOSFET, and this layer can be viewed as a voltage amplifier. Fig. 1 shows one possible device design for UTB NCFET which can achieve hysteresis-free operation [3,4].

With the scaling of gate length, the degraded subthreshold swing for conventional MOSFETs is a serious problem. In this work, with the aid of TCAD numerical simulation coupled with 1D Landau equation, we investigate the gate-length dependence of SS for UTB NCFETs and report our new findings.

Device Design and Methodology
Fig. 1 shows a schematic sketch and corresponding capacitance model of the UTB NCFET structure in this study. From the capacitance model of the NCFET, we can derive voltage amplification (Av) between V_MOS and V_g (Eq. (3)) and the subthreshold swing of NCFET (Eq. (4)). Therefore, there is one design window for the ferroelectric capacitance (C_FE) between C_OX and the bottom MOSFET capacitance (C_MOS): C_FE has to be smaller than C_OX to achieve subthreshold swing below 60 mV/decade and larger than C_MOS to avoid hysteresis [3,4]. As listed in Table I, we use thin buried oxide (T_BOX), thin channel thickness (T_ch) and thick gate oxide (T_OX) to make C_FE close to C_MOS (Fig. 4(a)) and to get higher Av (Eq. (3)) [3,4]. In other words, C_MOS in Eq. (5a) is insensitive to gate bias due to raised depletion capacitance (C_S) and Box capacitance (C_BOX) in subthreshold region.

To achieve high Av and hysteresis-free operation, we engineer three ferroelectric parameters including remnant polarization (Pr), coercive field (Ec) and the thickness of the ferroelectric layer (T_FE) by considering the minimum of C_FE at small Q_MOS from the design window with the C_FE approximated by Eq. (2). Then, we solve 1D Landau equation [5] to get the Av of the NCFET. The simulation flow is shown in Fig. 2. To achieve a high Av and hysteresis-free operation, we design the NCFET with Pr = 15uC/cm², Ec = 1MV/cm² and T_FE = 20nm so that the minimum of C_FE is about 2.89uF/cm² at small Q_MOS.

Results and Discussion
Fig. 4(b) shows that the SS of the NCFET for Lg = 32nm improves from 109 to 52.7mV/dec due to the Vg amplification by negative capacitance. Fig. 5 shows the I DS -V DS curves of NCFETs with Lg = 5, 8, and 32nm. Fig. 6(a) further shows that the SS of the NCFET improves as Lg decreases while the SS of the bottom UTB MOSFET degrades as Lg decreases (Fig. 7(a)). This is because the Vg amplification is higher as Lg decreases as shown in Fig. 7(b). In order to verify the relation between SS and Lg for NCFETs with other ferroelectric materials, we respectively change the ferroelectric parameters to Pr = 16uC/cm² and Ec = 0.9MV/cm². Fig. 6(b) further confirms the observed SS vs. Lg relation.

To understand the impact of gate length on Av (Fig. 7(b)), we compare the C_MOS versus V_MOS characteristics for the bottom UTB MOSFETs with Lg = 32 and 5nm in Fig. 8. It can be seen that due to the drain capacitive coupling, the C_MOS for short-channel device (Lg=5nm) in the subthreshold region can be more close to C_FE and thus achieve higher Av. In addition, we can use the capacitance model considering drain coupling (Fig. 8(b)) to model a short-channel NCFET. Based on Eq. (5b), we can get the C_d for Lg = 5nm is 7uF/cm², which is higher than the extracted C_d for Lg = 32nm, 2uF/cm². Although the drain coupling will degrade the ability of gate control for the conventional MOSFET, the drain coupling for the short-channel NCFET improves its subthreshold swing due to higher Av.

Acknowledgement
This work is supported in part by the Ministry of Education, Taiwan, through the ATU Program, and in part by the Ministry of Science and Technology, Taiwan, under Contracts MOST 105-2911-I-009-301(1-RtCE) and MOST 104-2221-E-009-119.

References

Table I. Pertinent device parameters for the bottom UTB structure in Fig. 1.

<table>
<thead>
<tr>
<th>T_OX</th>
<th>T_ch</th>
<th>T_BOX</th>
</tr>
</thead>
<tbody>
<tr>
<td>3nm</td>
<td>1nm</td>
<td>1nm</td>
</tr>
</tbody>
</table>
**Fig. 1.** (a) Schematic sketch of the UTB NCFET [3,4]. (b) Capacitance model of the NCFET.

**Fig. 2.** Numerical simulation flow of NCFET in this work. \( Q_{\text{MOS}} \) is the gate charge of the UTB device.

**Fig. 3.** Pertinent equations used in this work.

**Fig. 4.** (a) CV curve of the bottom UTB MOSFET. (b) Id-Vg curves of the NCFET and UTB device with Lg=32nm.

**Fig. 5.** Id-Vg curves of NCFETs with Lg=16, 5 and 3nm.

**Fig. 6.** Improved SS with decreasing Lg for NCFETs with different ferroelectric materials.

**Fig. 7.** (a) SS versus Lg for the bottom UTB MOSFET. (b) Av versus Lg for the NCFET. The Av is calculated by Eq. (4a).

**Fig. 8.** (a) Comparison of the CV curves for the bottom UTB MOSFETs with Lg=32nm and 5nm. (b) Capacitance model of the short-channel NCFET considering drain coupling.