# N<sub>2</sub>O-Treated Crystalline ZrTiO<sub>4</sub> as Charge Trapping Layer for Flash Memory Applications Featuring Low Operation Voltage

Yung-Shao Shen, Kuen-Yi Chen, Po-Chun Chen and Yung-Hsien Wu\*

Department of Engineering and System Science, National Tsing Hua University, 300, Hsinchu, Taiwan

Phone: +886-3-516-2248 Email: yunhwu@mx.nthu.edu.tw

# I. Introduction

Conventionally, poly-Si that is electrically conductive has been adopted as the charge storage media for flash memory applications. However, the relatively thick tunnel  $SiO_2$  (6~7 nm) and IPD (10~13 nm) not only limit vertical down scaling, but lead to high program/erase voltage in the range of 17~19 V. Due to these limitations, poly-Si has been replaced with  $Si_3N_4$  which possesses discrete charge trapping sites. Unfortunately, Si<sub>3</sub>N<sub>4</sub> is not a good charge storage media because of the shallow-level traps, small conduction band offset ( $\Delta E_c$ ) of 1.1 eV with SiO<sub>2</sub>, large  $\Delta E_c$ of 2.1 eV with Si substrate and relatively low dielectric constant (k) of 7. An ideal charge trapping layer (CTL) should have deep-level traps as well as a larger  $\Delta E_c$  with tunnel dielectric for desirable charge storage and retention, a smaller  $\Delta E_c$  with Si substrate for better charge injection, and a higher k value so that the electric field (E) over the SiO<sub>2</sub> tunnel dielectric can be higher due to electric flux density (D) continuity [1], making higher program/erase speed and lower operation voltage. Many high-k dielectrics such as  $HfO_{2}$  [2], HfON [3],  $Al-doped ZrO_{2}$  [4],  $La_{2}O_{3}$  [5], and  $Y_{2}O_{3}$ [6] have been extensively explored and exhibited promising memory characteristics. However, most high-k based CTLs are of amorphous phase with their k values rarely exceeding 25. Recently, phase transformation of a high-k dielectric from amorphous phase to crystalline one has attracted considerable interest since it provides an effective method to enhance the k value without compromising the band gap. The widely developed crystalline CTL mainly focuses on  $ZrO_2$  [7, 8], with k value of 38.7 in tetragonal phase and 32.8 in cubic phase. Employing crystalline CTL indeed achieves lower voltage operation as compared to conventional amorphous CTL. To obtain a larger memory window (MW) at lower operation voltage, crystalline  $ZrTiO_4$  in ortho-rhombic phase with k value of 46.8 [9] was explored as CTL in this work. Note that besides high k value, due to the incorporation of TiO<sub>2</sub> which is a small bandgap dielectric with a negative  $\Delta E_c$  with Si substrate, ZrTiO<sub>4</sub> has a band structure more favorable than typical ZrO<sub>2</sub> or HfO<sub>2</sub> CTL in terms of a large  $\Delta E_c$  with tunnel SiO<sub>2</sub> and a smaller  $\Delta E_c$  with Si substrate, as shown in Fig. 1.

Orthorhombic ZrTiO<sub>4</sub> (o-ZTO) shows negligible memory characteristics. However, with additional N<sub>2</sub>O plasma treatment on the o-ZTO, the memory performance significantly enhances was obtained in terms of a large memory window of 5.0 V by  $\pm$ 7 V bi-directional sweeping, a flatband voltage shift of 1.6 V by erasing at -7 V for 10 ms and desirable retention behavior, demonstrating the eligibility as a promising CTL for advanced flash memory.

## **II. Experiment**

In the study, 3-nm SiO<sub>2</sub> thermally grown on p-type Si substrate was used as the tunnel oxide of the flash memory. Amorphous ZTO of 10.0 nm was deposited by PVD tool as the CTL. Then N<sub>2</sub>O or CF<sub>4</sub> plasma treatment was performed on the CTL to investigate how incorporation of nitrogen or fluorine atoms affects memory characteristics. Next, 10-nm SiO<sub>2</sub> or Al<sub>2</sub>O<sub>3</sub> respectively grown by CVD or ALD was deposited as the blocking oxide. TaN was subsequently deposited and patterned as the electrode. Finally, all samples were annealed at 700 °C to crystallize the CTL. Brief process flow are shown in **Fig. 2**.

# III. Results and Discussion

(A). SiO<sub>2</sub> as Blocking Oxide

The x-ray diffraction (XRD) spectra shown in Fig. 3 displays the impact of plasma treatment on the crystallization of ZTO after thermal annealing. It is observed that ZTO can be crystallized into o-phase without any plasma treatment. The crystallinity even improves with N<sub>2</sub>O and CF<sub>4</sub> plasma treatment as evidenced by the sharper diffraction peak with higher intensity. Fig. 4 shows the capacitance-voltage (C-V) hysteresis for  $N_2O$ -treated ZTO by bi-directional voltage sweeping and Fig. 5 summarizes the dependence of sweeping voltage range on hysteresis MW. For ZTO without plasma treatment, it shows negligible MW and it can be inferred that a lot of oxygen vacancies arising from grain boundaries of o-ZTO contribute to shallow traps that can hardly store charges. For those with CF<sub>4</sub> plasma treatment, the MW is still too small to be detected. In fact, incorporation of F atoms into  $ZrO_2$  CTL has been verified as a viable avenue to enhance memory performance [10]. The opposite phenomenon in this work can be understood by the x-ray photoelectron spectroscopy (XPS)  $F_{1s}$  spectra shown in **Fig. 6**. Although abundant incorporation of F atoms into ZTO can be identified from the distinct binding energy peak of 684.38 eV. The peak greatly dimin-ishes after thermal annealing. It is the absence of F atoms that makes CF4-treated samples demonstrate negligible MW similar to those without any plasma treatment. On the other hand, N<sub>2</sub>O-treated samples show noticeable MW which achieves 3.3 V by  $\pm$ 7 V sweeping. The reason why N<sub>2</sub>O plasma induces desirable MW can be explained as follows. In the N<sub>2</sub>O plasma, it will be decomposed into O and NO radicals. O radicals help passivate oxygen vacancies stemming from grain boundaries and therefore shallow-level traps can be mitigated. In addition, interface traps between CTL and tunnel SiO2 can also be suppressed. Furthermore, NO radicals are responsible for generation of deep-level bulk charge traps which are favorable for charge storage without tunneling back to substrate or through blocking oxide. **Fig. 7** displays the C-V hysteresis meas-ured at different frequencies. The frequency independent MW implies that charges are indeed stored in the deep-level CTL bulk traps rather than interface traps. **Fig. 8** shows the correlation between ln(J/E) vs.  $E^{1/2}$  for N<sub>2</sub>O-treated ZTO where J and E respectively denotes current density and electric field. The linear correlation suggests the current conduction through the ZTO is dominated by Poole-Frenkel mechanism and bulk traps are indeed generated during N<sub>2</sub>O plasma treatment.

(B). $Al_2O_3$  as Blocking Oxide

Having confirmed N<sub>2</sub>O-treared ZTO as a viable CTL, SiO<sub>2</sub> blocking oxide was replaced with Al<sub>2</sub>O<sub>3</sub> and the C-V hysteresis curves for various sweeping voltages are shown in **Fig. 9**. **Fig. 10** displays that under  $\pm 7$  V sweeping, the MW increases from 3.3 V to 5.0 V by changing the blocking oxide from SiO<sub>2</sub> to Al<sub>2</sub>O<sub>3</sub>, proving the effectiveness to enhance the E field over tunnel SiO<sub>2</sub>. The desirable property is also manifested in the erase transient characteristics shown in **Fig. 11**. With -7 V erase voltage, the flatband voltage shift of 1.6 V can be obtained in 10 ms for Al<sub>2</sub>O<sub>3</sub> blocking oxide, which is only 0.3 V for SiO<sub>2</sub> blocking oxide. **Fig. 12** reveals the retention performance measured at

room temperature (RT) and 85 °C. About 77.8 % charges are retained after  $10^4$  sec and 51.5 % charges are stored after 10-year operation by extrapolation.

# **IV.** Conclusion

ZTO crystallized in orthorhombic phase was studied as the CTL in this work. Without any treatment, ZTO could hardly store charges due to a large amount of shallow-level traps induced by grain boundaries. By employing N<sub>2</sub>O plasma treatment, undesirable shallow-level traps can be suppressed while generating deep-level ZTO bulk traps. With Al<sub>2</sub>O<sub>3</sub> as blocking oxide, the memory devices can be operated at low voltage down to 7 V with satisfactory re-

devices with different blocking oxides.

#### [8] Y. H. Wu et al., IEEE Electron Device Lett., 31 (2010), 1008. [9] Y. H. Wu et al., IEEE Electron Device Lett., 33 (2012), 426. [10] X. D. Huang et al., Appl. Phys. Lett., 104 (2014), 162905. tention performance. -O-ZTO w/o treatment RTA at 700 °C in N<sub>2</sub> 3.34 eV **ZrTiO**<sub>4</sub> TiO, SiO, ZrO <mark>-∆-</mark> CF₄:ZTO (111)Unit) Formation of TaN electrode V\_N\_O:ZTO 8 10-nm blocking oxide deposition ntensity (Arb. ę Si SiO<sub>2</sub> or Al<sub>2</sub>O<sub>3</sub> 2.35 Different plasma treatment: (121)2.56 w/o or N<sub>2</sub>O or CF<sub>4</sub> 2 ŝ 4.49 eV Deposition of 10-nm ZrTiO<sub>4</sub> 3-nm tunneling oxide growth on p-Si 30 40 50 60 80 70 substrate by dry oxidation 2 Theta (deg) with ZrTiO<sub>4</sub>-based CTL. Fig. 3 XRD spectra for the annealed ZrTiO<sub>4</sub> **Fig.1** Band alignments for ZrTiO<sub>4</sub>, TiO<sub>2</sub> and Fig. 2 Brief process flow for memory ZrO<sub>2</sub> with respect to SiO<sub>2</sub>/Si system. films with different plasma treatment. ∃ZTO w/o treatment F1s 1.0 Unit) CF,:ZTO Normalized Capacitance Hysteresis Memory Window 7 CF<sub>4</sub>:ZTO ----- w/o RTA 0.8 6 (Arbitrary N<sub>.</sub>O:ZTO 🔶 w/ RTA 0.6 0.4 Intensity - +/-5 V 0.2 2 +/-7 V 0.0 +/-10 V 0.1 0.2 0.1 0.1 0.1 0.1 +/-5 V +/-7 V +/-10 V 680 685 690 695 -10 -5 0 10 Binding Energy (eV) Sweeping Voltage (V) Gate Voltage (V) Fig. 4 C-V hysteresis curves for N<sub>2</sub>O treated Fig. 6 XPS F 1s spectra for CF4-treated Fig. 5 Comparison of hysteresis MW for ZrTiO4 film with and without RTA. devices with SiO2 as blocking oxide. devices with various CTLs. -0- +/-5 V -🖵 – 10 kHz **Poole-Frenkel Emission** 1.0 Capacitance Normalized Capacitance 1.0 <u>-∕-</u> +/-7 V 20 kHz @+Vq 0.8 100 kHz 0.8 In(J/E) (In(Acm<sup>-1</sup>V<sup>-1</sup> +/-10 V 500 kHz 0.6 0.6 1 MHz 0.4 Vormalized -26 0.4 °C 0.2 0.2 85 °C 125 °C 0.0 0.0 1700 1800 1900 2000 -10 -5 0 5 10 0 -10 -5 5 10 15 Electric Field across CTL<sup>1/2</sup> (V/cm)<sup>1/2</sup> Gate Voltage (V) Gate Voltage (V) Fig. 7 Frequency dependent C-V curves N2O Fig. 8 P-F emission at 25 °C, 85 °C and 125 Fig. 9 C-V hysteresis curves for N<sub>2</sub>O treat-°C for devices with N2O-treated CTL. treated devices with SiO2 as blocking oxide. ed devices with Al2O3 as blocking oxide. Hysteresis Memory Window (V) 0 7 b 9 8 01 71 Open: 25 °C Shift (V) 100 N<sub>2</sub>O:ZTO memory Solid: 85 °C **Rerained Charge (%** 쨃 SiO, as Blocking 80 I Al O, as Blocking Flatband Voltage 60 N<sub>2</sub>O:ZTO memory 40 O:ZTO memory 10 Years SiO, as Blocking – SiO, as Blocking 20 Al,O, as Blocking Al<sub>2</sub>O<sub>2</sub> as Blocking +/-5 V +/-7 V +/-10 V 10<sup>-3</sup> $10^{2} 10^{3} 10^{4} 10^{5} 10^{6} 10^{7} 10^{8} 10^{5}$ **10**<sup>-4</sup> 10<sup>-2</sup> 10<sup>0</sup> 10<sup>1</sup> 10 10<sup>-1</sup> 10 10 Sweeping Voltage (V) Retention Time (sec) Pulse Time (sec) Fig. 11 Erase transient characteristics for Fig. 12 Retention characteristics at RT and 85 Fig. 10 Comparison of hysteresis MW for devices with different blocking oxides. °C for devices with different blocking oxides.

### Acknowledgement

This work was supported by the National Science MOST Council of Taiwan under Contract 104-2221-E-007-080.

# References

- C. H. Lai et al., in VLSI Symp. Tech. Dig., (2006), 44.
  G. Chen et al., Semicond. Sci. Technol., 29 (2014), 45019.
  C. Y. Tsai et al., IEEE Electron Device Lett., 32 (2011), 381.

- X. D. Huang et al., IEEE Electron Device Lett., 32 (2017), 581.
  X. D. Huang et al., IEEE Trans. Device Mater. Reliab., 16 (2016), 38.
  X. D. Huang et al., IEEE Trans. Device Mater. Reliab., 12 (2012), 306.
  T. M. Pan et al., IEEE Electron Device Lett., 55 (2008), 2354.
  Y. H. Wu et al., IEEE Electron Device Lett., 30 (2009), 1290.