

## III-V Nanowires and Nanofins: Growth, Etching, and Devices

Xiuling Li<sup>1,\*</sup>, Kelson Chabak<sup>1,2</sup>, Wonsik Choi<sup>1</sup>, Jeongdong Kim<sup>1</sup>, Xin Miao<sup>1</sup>, Parsian Mohseni<sup>1</sup>, Yi Song<sup>1</sup>, Dennis E. Walker Jr.<sup>2</sup>, and Chen Zhang<sup>1</sup>

<sup>1</sup>Department of Electrical and Computer Engineering, Micro and Nanotechnology Laboratory, University of Illinois, Urbana, IL 61801, USA

\*[xiuling@illinois.edu](mailto:xiuling@illinois.edu)

<sup>2</sup>Air Force Research Laboratory, Wright-Patterson AFB, OH 45433 USA

### Abstract

III-V nanowires and nanofins grown via the vapor-liquid-solid (VLS) or selective area epitaxy (SAE) mechanism, and fabricated by metal-assisted chemical etching (MacEtch) will be presented, along with related devices.


### 1. Introduction

III-V compound semiconductor, due to its high mobility and versatile heterojunctions, has been considered as one of the highly promising candidates for beyond-silicon CMOS and high speed low power RF and logic applications [1]. Nanowires (NWs) and nanofins with their 3D cross-sections can greatly reduce the short channel effects that limit the scalability and linearity of various type of transistors.

In this talk, we first present a unique bottom-up growth method, selective lateral epitaxy (SLE) via the vapor-liquid-solid (VLS) mechanism using MOCVD, to form planar NW arrays for transistors with an inherent 3D channel. Selective area epitaxy of nanowires and nanofins on silicon and 2D van der Waals substrates will also be discussed. We then present a novel top-down fabrication method, metal-assisted chemical etch (MacEtch), to form extremely high aspect ratio atomically smooth nanofin arrays for finFETs.


### 2. General Instructions

*Bottom-up grown planar GaAs nanowires for 3D transistors*



**Fig. 1** Process flow for the growth and fabrication of planar GaAs NW HEMT with AlGaAs:Si carrier supplying layer and n<sup>+</sup>GaAs cap.

III-V nanowires can be grown epitaxially along a particular crystal orientation in the plane of single crystal substrates, guided by metal catalyst nanoparticles via the VLS mechanism. By patterning the metal nanoparticles, under controlled growth conditions, the NWs can propagate laterally precisely positioned in selected locations with desired density; and the length of the NWs are determined simply by the growth time. Long and uniform planar GaAs NWs were assembled in perfectly parallel arrays to form double-channel T-gated NW array-based high electron mobility transistors (HEMTs), shown



**Fig. 2** SEM image of a fully fabricated double-channel T-gated GaAs/AlGaAs NW HEMT, with the NW-channel region zoomed in where the T-gate can be seen sitting atop groups of parallel NWs.

in Fig. 1, with excellent DC and RF performance [2,3]. By characterizing more than 100 devices on a  $1.5 \times 1.5$  cm<sup>2</sup> chip, we prove chip-level electrical uniformity of the planar NW array-based HEMTs and verify the feasibility of using this bottom-up planar NW technology for large-scale nanoelectronics.

### *SAE nanowires for heterogeneous integration*

In contrast to VLS growth where metal nanoparticles define the location of the NWs, in SAE, the substrates are patterned by lithography, where NW grow in the unmasked areas and no growth takes place on top of the oxide mask in MOCVD. Ordered arrays of SAE grown GaAs, InP, GaP, as well as ternary III-V nanowires and nanofins have been demonstrated on Si (111) and van der Waals 2D substrates such as graphene. The effect of growth temperature, V/III ratio, growth rate, and doping on the morphology of the SAE nanostructures will be discussed.

### Top-down etched nanowires and nanofins for HAR FETs

MacEtch is a wet but anisotropic etching method that defies textbook definition of wet etch. The etching reaction only occurs in the presence of the metal catalyst (Au, Pt, and CMOS compatible metals). This process eliminates dry etching-induced plasma damage, high energy ion implantation damage, and subsequent high-temperature annealing thermal budget, ensuring interface quality between the high-k gate dielectric and the fin channel in MOSFETs. InP junctionless FinFETs with record high aspect ratio (as high as 50:1), fabricated by inverse MacEtch (i-MacEtch), are demonstrated to have excellent SS and  $I_{on/off}$ , as well as decent  $I_{on}$  [5]. Fig. 3 shows an array of InP nanofins, where both ends of the fins are intentionally made wider than the center region to help reduce source/drain contact resistance. Fig. 4 shows one of the fully fabricated InP nanofin with width as narrow as 14 nm and a height of 700 nm in a uniform array.




Fig. 3 SEM images of an array of InP fins formed by i-MacEtch.




Fig. 4 SEM of a fully fabricated InP fin with fin width as narrow as 14 nm and height of 700 nm. Adapted from ref. [5].

### 3. Conclusions

Novel bottom-up growth and top-down fabrication nanotechnology enables the realization of 3D III-V transistors without suffering self-assembly related randomness or etching damage.

### Acknowledgements

We would like to acknowledge financial support from NSF DMR 1508140 and CMMI 14-62946.

### References

- [1] C. Zhang and X. Li, "III-V Nanowire Transistors for Low-Power Logic Applications: a Review and Outlook," *IEEE Transactions on Electron Devices*, 63(1), 223 (2016).
- [2] X. Miao, K. D. Chabak, C. Zhang, P. K. Mohseni, D. E. Walker Jr., and X. Li, "High Speed Planar GaAs Nanowire Arrays with  $f_{max} > 75$  GHz by Wafer-Scale Bottom-up Growth," *Nano Letters*, 15 (5), pp 2780-2786 (2015).
- [3] K. D. Chabak, X. Miao, C. Zhang, D. E. Walker Jr., P. K. Mohseni, and X. Li, "RF Performance of Planar III-V Nanowire-Array Transistors Grown by Vapor-Liquid-Solid Epitaxy," *IEEE Electron Device Lett.* 36(5), 445-447 (2015).
- [4] X. Li, "Metal Assisted Chemical Etching for High Aspect Ratio Nanostructures: A Review of Characteristics and Applications in Photovoltaics", *Current Opinion in Solid State & Materials Science*, invited review article, 16, 71 (2012).
- [5] Y. Song, P. K. Mohseni, S. H. Kim, J. C. Shin, T. Ishihara, I. Adesida, and X. Li, "Ultra-High Aspect Ratio InP Junctionless FinFETs by a Novel Wet Etching Method," *IEEE Electron Dev. Lett.* 37 (8), pp 970-973 (2016).