# A Surface-Potential-Based Reverse-Transfer Capacitance Model

# for Vertical SiC DMOSFET

Michihiro Shintani<sup>1</sup>, Yohei Nakamura<sup>2</sup>, Masayuki Hiromoto<sup>1</sup>, Takashi Hikihara<sup>2</sup>, and Takashi Sato<sup>1</sup>

<sup>1</sup>Graduate School of Informatics, Kyoto University Yoshida-hon-machi, Sakyo, Kyoto 606-8501, Japan Phone: +81-75-753-4983 E-mail: paper@easter.kuee.kyoto-u.ac.jp

<sup>2</sup>Graduate School of Engineering, Kyoto University Katsura, Nishikyo, Kyoto 615-8510, Japan

Abstract—We propose a surface-potential-based reverse transfer capacitance model of SiC power MOSFET for accurate circuit simulations. By considering the physical structure of vertical power SiC MOSFETs, the proposed model can reproduce the reverse transfer capacitance upon wide range of bias voltages. Through experiments using a commercial SiC MOSFET, it is demonstrated that the proposed model can achieve twice more accurate in simulating the reverse transfer capacitance characteristic than the conventional one.

## 1. Introduction

Excellent electrical properties of Silicon Carbide (SiC) [1] have improved the efficiency of power converters that operate at high switching frequencies. As the operating frequency of the power converters becomes even higher, circuit simulations become increasingly important. To accurately estimate high-frequency switching behaviors, capacitance model of SiC power MOSFET is important. Among others, modeling of gate-drain capacitance  $C_{\rm gd}$ , which is also called as reverse transfer capacitance  $C_{\rm rss}$ , is particularly important [2].

As shown in Fig. 1(a),  $C_{\rm gd}$  in a vertical double-diffused MOSFET (VDMOSFET) can be considered as a series connection of two capacitors: the oxide capacitance  $C_{\rm oxd}$ , and the depletion-layer capacitance of the MOS structure  $C_{\rm dep}$ . In the conventional models [3,4],  $C_{\rm gd}$  is approximated by connecting two equations that represent the above two capacitors, which are non-differentiable at the gate-drain flat-band voltage  $V_{\rm fbd}$  which is the connection point. Besides, the conventional  $C_{\rm dep}$  model is expressed as a PN junction capacitor, which ignores the effect of carriers provided when the hole channel is formed. These



Fig. 1. Cross section of the VDMOSFET.

issues lead to inaccurate circuit simulations.

In this paper, we propose a surface-potential-based  $C_{\rm gd}$  model. The proposed model can accurately reproduce bias voltage dependencies by considering the physical behaviors of SiC VDMOSFETs.

# 2. Surface-Potential-Based $C_{gd}$ Model

 $C_{\rm gd}$  consists of  $C_{\rm oxd}$  and  $C_{\rm dep}$ . The depletion-layer capacitor is formed at the surface of the n-type MOS interface. The thickness of the depletion layer depends on both gatedrain voltage  $V_{\rm gd}$  and the potential of the p<sup>+</sup> region, i.e.,  $V_{\rm ds}$  as shown in Fig. 1(b). The drain-source voltage  $V_{\rm ds}$  dependency of  $C_{\rm gd}$  is called *body effect*, which should be modeled to realize accurate simulation. In the proposed model, the three-terminal capacitance model [5,6] is adopted.  $C_{\rm dep}$  now becomes a function of the surface potential  $\phi_{\rm gd}$  of the channel formed on the drain region under the gate oxide with consideration on the body effect.

From the charge neutrality condition at the MOS interface, the following equation holds:

$$-Q_{\rm gd} = \varepsilon_{\rm SiC} E_{\rm SiC} = \varepsilon_{\rm ox} E_{\rm ox}, \tag{1}$$

where  $Q_{\rm gd}$  is the charge density at the MOS interface,  $\varepsilon_{\rm ox}$  and  $\varepsilon_{\rm SiC}$  are the permittivities of gate oxide and SiC, respectively.  $E_{\rm SiC}$  and  $E_{\rm ox}$  are the magnitude of electric fields in SiC substrate and in the gate oxide. Here,  $\varepsilon_{\rm SiC}E_{\rm SiC}$  and  $\varepsilon_{\rm ox}E_{\rm ox}$  are represented as Eqs. (2) in the next page and (4), respectively:

$$\varepsilon_{\rm ox} E_{\rm ox} = C_{\rm ox} V_{\rm ox} = C_{\rm ox} (V_{\rm gd} - V_{\rm fbd} - \phi_{\rm gd}), \qquad (4)$$

where  $V_{\text{ox}}$  is the voltage across the gate oxide. In Eq. (2),  $\phi_{\text{t}}, C_{\text{ox}}, N_{\text{D}}$ , and q are the thermal voltage, the gate-oxide capacitance per unit area, the donor concentration, and the elementary charge, respectively.

A nonlinear equation for the surface potential is derived by substituting Eqs. (2) and (4) for Eq. (1). By numerically solving the equation, the surface potential  $\phi_{gd}$  is derived.

The derivative of the charge density  $Q_{\rm gd}$  with respect to  $\phi_{\rm gd}$  gives the depletion-layer capacitance  $C_{\rm s}$  of the threeterminal MOS structure between gate and drain terminals as shown in Eq. (3) in the next page. The  $V_{\rm ds}$  dependence in the above equation expresses the body effect. Because  $C_{\rm s}$  is the unit-area capacitance,  $C_{\rm dep}$  is calculated by  $C_{\rm dep} = A_{\rm gd} \cdot C_{\rm s}$ , where  $A_{\rm gd}$  is the area of gate-drain overlap. Finally,  $C_{\rm gd}$  is computed as a series connection of the two capacitors,  $C_{\rm gd} = C_{\rm oxd} \parallel C_{\rm dep}$ , which is always valid for all bias voltages.

#### **3. Experimental Results**

The proposed  $C_{\rm gd}$  model, as well as the conventional model [3], is implemented using Verilog-A language. The simulations are conducted by a commercial circuit simulator (SIMetrix Technologies, SIMetrix).

 $C_{\rm gd}$  is fitted to the measurement result of a commercial SiC power MOSFET (ROHM, SCT2450KE). Figure 2 shows the fitting results of the conventional and the proposed models to the measured  $C_{\rm gd}$  at 1 MHz. As can be seen in the figure, the proposed model achieved better accuracy than the conventional one. Root mean squared errors of the simulated values by the proposed and conventional models are 1.47 pF and 2.80 pF, respectively. Besides, by considering the body effect,  $V_{\rm gd}$  dependence of the capacitance better fits to the measured capacitance when  $-V_{gd}$  is slightly positive in Fig. 2. Figure 3 shows the derivatives of  $C_{\rm gd}.$  The derivative of the conventional model diverges to negative infinity when  $V_{\rm gd}$  approaches to  $V_{\rm fbd}$ , which is  $0.1\,{\rm V}$  in this example. On the other hand, the proposed model shows smooth transition about that voltage through the computation of the  $V_{\rm gd}$  dependence of the surface potential. In our experiments, the proposed simulation model is twice more accurate than the conventional one.

The evaluation of the transient analysis is conducted using a double pulse tester [7]. The drain current  $I_{\rm d}$ , the drain-source capacitance  $C_{\rm ds}$ , and the gate-source capacitance  $C_{\rm gs}$  characteristics, are also modeled based on the surface potential equation that is similar to the proposed model. In the double pulse tester, the supply voltage is 100 V, the gate resistor is 47  $\Omega$ , and the load inductance is 380  $\mu$ H. Diode-connected SCT2450KE is used as a free-wheeling diode. The parasitic elements of the packages and the passive components have been included in the simulation. Figure 4 shows the simulated and the measured waveforms of  $I_{\rm d}$ , gate-source voltage  $V_{\rm gs}$ , and  $V_{\rm ds}$ . From the figure, the proposed model can accurately simulate the transient characteristics.

### 4. Conclusion

In this paper, we proposed a surface-potential-based  $C_{\rm gd}$ model for accurate circuit simulation using SiC power MOSFETs. The proposed  $C_{\rm gd}$  model is based on the physical construction of the SiC power VDMOSFET. The experimental results show that the proposed model can reproduce  $C_{\rm gd}$  more accurately than the conventional one.



Fig. 2.  $C_{\rm gd}$  values from the measurement and the proposed model.



Fig. 3. Derivatives of  $C_{gd}$  as functions of  $V_{gd}$ .



Fig. 4. Measured (solid) and simulated (dashed) waveforms.

**Acknowledgments** This research is partially supported by Kyoto Super Cluster Program (JST) and Cross-ministerial Strategic Innovation Promotion Program (SIP), and "Nextgeneration power electronics" (NEDO).

### References

- [1] B. J. Baliga, Springer, (2008).
- [2] I. K. Budihardjo, et al., IEEE Trans. Power Ele., vol. 12(1), pp. 36-45, (1997).
- [3] N. Phankong, et al., EPE, pp.1-8, (2011).
- [4] T. R. McNutt, et al., IEEE Trans. Power Ele., vol. 22(2), pp. 353–363, (2007).
- [5] Y. Tsividis, et al., Oxford Univ. Press, (2010).
- [6] I. Budihardjo, et al., IEEE Trans. Power Ele., vol. 10(3), pp. 379–387, (1995).
- [7] Z. Cheng, et al., ECCE, pp. 1481-1487, (2009).

$$\varepsilon_{\rm SiC} E_{\rm SiC} = \sqrt{2q\varepsilon_{\rm SiC} N_D} \sqrt{\phi_{\rm t} e^{-\phi_{\rm gd}/\phi_{\rm t}} + \phi_{\rm gd} - \phi_{\rm t} + e^{-(2\phi_{\rm F} + V_{\rm ds})/\phi_{\rm t}}(\phi_{\rm t} e^{\phi_{\rm gd}/\phi_{\rm t}} - \phi_{\rm gd} - \phi_{\rm t})}$$
(2)

$$C_{\rm s} = \frac{\mathrm{d}Q_{\rm gd}}{\mathrm{d}\phi_{\rm gd}} = \sqrt{2q\varepsilon_{\rm SiC}N_D} \frac{1 - e^{-\phi_{\rm gd}/\phi_{\rm t}} + e^{-(2\phi_{\rm F}+V_{\rm ds})/\phi_t}(e^{\phi_{\rm gd}/\phi_t} - 1)}{2\sqrt{\phi_{\rm t}e^{-\phi_{\rm gd}/\phi_{\rm t}} + \phi_{\rm gd} - \phi_{\rm t} + e^{-(2\phi_{\rm F}+V_{\rm ds})/\phi_t}(\phi_{\rm t}e^{\phi_{\rm gd}/\phi_{\rm t}} - \phi_{\rm gd} - \phi_{\rm t})}$$
(3)