# Multi-Ring MOSFETs for Mobility Enhancement and Parasitic Resistances Reduction in **RF** and Analog Applications

Yen-Ying Lin and Jyh-Chyurn Guo Institute of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan Tel: +886-3-5131368, Fax: +886-3-5724361, E-mail: jcguo@mail.nctu.edu.tw

## **Abstract**

Multi-ring (MR) devices are designed and implemented in 90 nm RF CMOS process for transconductance (gm) enhancement and gate resistance (R<sub>g</sub>) reduction, which are the key factors for RF and analog performance improvement. Under the condition of the same finger width and total channel width, the MR n-MOSFETs can achieve around 7% higher  $g_m$  and 10% smaller  $R_g$  than multi-finger (MF) n-MOSFET. The increase of  $g_{m}$  is attributed to higher effective mobility ( $\mu_{eff}$ ) and smaller source resistance ( $R_S$ ). The former proves the success of MR layout for reduced STI stress and the latter accounts for an effective reduction of the source line and contact resistances. The MR devices yielding the mentioned advantages becomes an attractive option for RF and

#### I. Introduction

MF devices have been widely used in RF and analog circuits for R<sub>g</sub> reduction to reach higher f<sub>MAX</sub> and lower noise [1]-[3]. Unfortunately, the MF layout with larger finger number (N<sub>F</sub>) and smaller finger width (W<sub>F</sub>) may lead to the penalties like lower  $\mu_{eff}$ due to increased STI transverse tress  $(\sigma_{\perp})$  and larger  $R_S$  from longer source line. Both of which result in g<sub>m</sub> degradation and negative impact on f<sub>T</sub>, f<sub>MAX</sub>, and RF noise. Donut devices, both nand p-MOSFETs implemented in our previous work were proven successful to eliminate the STI  $\sigma_{\perp}$  and achieve higher  $\mu_{eff}$  as well as improvement of  $g_m$  and  $f_T$  [4]. However, the donut devices with poly-gate in a single ring generally suffer much larger  $R_{\rm g}$  and undesired degradation like lower f<sub>MAX</sub> and higher RF noise. In this paper, MR devices with the poly-gate in the multiple rings layout are proposed to effectively reduce  $R_{\rm g}$  and maintain the advantages of  $\mu_{eff}$  and  $g_m$ . MR and MF devices are fabricated on the same chip in 90 nm RF CMOS process to realize a fair comparison based on nearly the same process parameters.

# II. MF and MR Devices - Layout and Basic Parameters

Fig.1(a)~(c) illustrate MF and single-ring (donut) device layouts in which  $\sigma_{//}$  and  $\sigma_{\perp}$  denote the longitudinal and transverse stress. For MF devices (Fig.1(a)) with  $W_F \times N_F = 2 \mu m \times 16$ ,  $1 \mu m \times 32$ , and 0.5 µm×64, the smaller W<sub>F</sub> associated with larger N<sub>F</sub> will increase  $\sigma_{\perp}$  and lead to lower  $\mu_{eff}$  owing to the compressive  $\sigma_{\perp}$ from STI [4]. As for the single-ring devices (Fig.1(b),(c)), the compressive  $\sigma_{\perp}$  can be eliminated but  $\sigma_{//}$  remains there, responsible for  $\mu_{eff}$  degradation in n-MOSFETs. Thus, the single-ring layout with enlarged length of active region (LOD) is proposed to reduce  $\sigma_{\parallel}$ . Herein, D1S1 (Fig.1(b)) denotes the typical rule, given by LOD=0.36µm and 0.45µm, corresponding to  $S_{DOD}$ =0.16 $\mu$ m and  $S_{SOD}$ =0.25 $\mu$ m at drain and source sides. D1S3 (Fig.1(c)) is specified with 3 time larger  $S_{SOD}$  to 0.75 $\mu$ m, yielding LOD=0.95µm at the source sides. The enlarged LOD intends to effectively reduce  $\sigma_{/\!/}$  and recover  $\mu_{eff}.$  Taking the single-ring layout as the template, MR devices shown in Fig.2, with 4 rings and different LOD, namely W2N4R4\_D1S1 and W2N4R4\_D1S3 are designed, given with  $W_F = 2\mu m$ , R=4, and  $N_F = 4 \times R = 16$ . Also, MR devices with 8 rings can be implemented with  $W_F = 1 \mu m$ , R = 8, and N<sub>F</sub>=4×R=32. Note that MF and MR devices follow the layout splits with fixed total width,  $W_{tot}=W_F\times N_F=32\mu m$ . Table 1 summarizes the basic device parameters extracted by using our proprietary device parameters extraction method [5]-[6] in which  $L_g,~T_{ox(inv)}$  or  $C_{ox(inv)}$  and  $\Delta W$  are necessary for  $\mu_{eff}$  extraction. Besides, the parasitic resistance R<sub>S</sub> is another key parameter to be known for an accurate  $\mu_{\text{eff}}$  extraction from the measured I-V characteristics. Fig. 3 shows the R<sub>S</sub> determined by our transmission line (TML) model [7] for MF and MR devices. The results indicate an approximately linear increase of R<sub>S</sub> versus N<sub>E</sub> and the MR devices can achieve around 16~30% smaller R<sub>S</sub> than MF devices with the same  $W_F$  and  $N_F$ . The reduction of  $R_S$  is an important factor beside the  $\mu_{eff}$  enhancement for  $g_m$  improvement.

# III. Comparison of MR and MF Devices – $g_m$ , $\mu_{eff}$ , and $R_g$

In the following, a serious comparison between the MR and MF n-MOSFETs will be focused on three major device parameters,  $g_m$ ,  $\mu_{eff}$ , and  $R_g$ , which are key factors responsible for the RF and analog performance, such as f<sub>T</sub>, f<sub>MAX</sub>, and RF noise. According to the analytical models expressed by (1)~(3) [8]-[9],  $g_m$  is the most important parameter with direct and significant influence on f<sub>T</sub>,  $f_{MAX}$ , and minimum noise figure (NF<sub>min</sub>). Furthermore,  $R_g$  has major impact on  $f_{\text{MAX}},\,NF_{\text{min}},$  and equivalent noise resistance  $(R_{\text{n}})$ given by  $(2)\sim(4)$  [8].

$$f_{T} = \frac{g_{m}}{2\pi\sqrt{C_{gg}^{2} - C_{gd}^{2}}}$$

$$f_{MAX} = \frac{f_{T}}{2\sqrt{R_{g}(g_{ds} + 2\pi f_{T}C_{gd}) + g_{ds}(R_{i} + R_{s})}}$$
(2)

$$f_{MAX} = \frac{f_T}{2\sqrt{R_n(q_{do} + 2\pi f_T C_{od}) + q_{do}(R_i + R_o)}}$$
(2)

$$F_{\min} = 1 + \kappa \frac{f}{f_{\tau}} \sqrt{g_m (R_g + R_S)}$$
(3)

 $NF_{\min} = 10 log(F_{\min})$ 

$$R_n \approx R_g + \gamma \frac{g_{do}}{g_m^2} \ (\gamma > 1 \ for \ short \ channel)$$
 (4)

where,  $C_{gd}$  and  $C_{gg}$  represent the gate to drain capacitance, and total gate capacitance, which can be determined from the intrinsic Y-parameters after a dedicated open and short deembedding to the bottom metal layer, i.e. metal-1[8].

First, Fig. 4 (a) shows the g<sub>m</sub> versus V<sub>GT</sub> measured from the MF and MR n-MOSFETs in linear region (V<sub>DS</sub>=50mV). Note that  $V_{GT}=(V_{GS}-V_T)$  is used to offset the  $V_T$  variations between the devices with different layouts for a fair comparison. The results indicate that W1N32 with the smaller W<sub>F</sub> and larger N<sub>F</sub> in the MF layout suffers the lowest g<sub>m</sub>, which reveals around 6% degradation compared to W2N16 and suggests the impact from STI  $\sigma_{\perp}$  on  $\mu_{eff}$ and longer source line on R<sub>S</sub>. On the other hand, W2N4R4\_D1S3 in the MR layout can offer the largest gm, which is around 5% higher than W2N16 and 11% higher than W1N32. Then, taking MF devices as the reference, Fig. 4 (b) shows the increase of g<sub>m</sub> realized by MR devices compared with the reference with the same W<sub>F</sub> and N<sub>F</sub>, and normalized to the reference, denoted as  $\Delta g_m/g_{m(MF)}$ . The results indicate that W1N4R8\_D1S1 can yield

5~7.2% higher  $g_m$  than W1N32. However, the  $\Delta g_m/g_{m(MF)}$ achieved by W2N4R4\_D1S1 w.r.t. W2N16 is below 3.6% and the Δg<sub>m</sub>/g<sub>m(MF</sub> can be increased to around 6% by W2N4R4\_D1S3 with enlarged LOD, attributed to reduced STI  $\sigma_{//}$ . Furthermore, the  $\mu_{eff}$ can be extracted from the linear I-V model given by (5) in which the basic device parameters like  $L_{\text{g}},\,C_{\text{ox(inv)}}\!,$  and  $W_{\text{eff}}$  can be known from Table 1, determined by using our proprietary method [5]-[6] and the measured  $I_{DS}(V_{GT}, V_{DS})$ . Fig.5 (a) and (b) show the  $\mu_{eff}$ versus V<sub>GT</sub>, extracted from the MF and MR n-MOSFETs with  $W_F$ =2 $\mu m$  and 1 $\mu m$ , respectively. The comparison of W2N4R4\_D1S3 versus W2N16 and W1N4R8\_D1S1 versus W1N32 indicates that the MR devices can achieve apparently higher  $\mu_{eff}$  than the MF devices with the same W<sub>F</sub> and N<sub>F</sub>. The results prove that the MR layout with eliminated STI  $\sigma_{\perp}$  and reduced STI  $\sigma_{II}$  from the enlarged LOD can contribute higher  $\mu_{eff}$ . Finally, Fig. 6 presents the R<sub>g</sub> determined by using Y-method, according to (6) [8]. The results indicate a significant R<sub>g</sub> reduction when increasing N<sub>F</sub> and around 10% lower R<sub>g</sub> in the MR devices than MF devices with the same  $W_{\text{F}}$  and  $N_{\text{F}}$ . It means that the MR devices can simultaneously yield higher  $g_{\text{m}}$  and lower  $R_{\text{g}}$ .

$$\begin{split} \mu_{\text{eff}} &= \frac{L_{\text{g}}}{W_{\text{eff}} C_{\text{Ox}(\text{inv})}} \cdot \frac{I_{DS}}{\left(V_{\text{GS}} - V_{T} - \lambda V_{DS}\right) \left(V_{DS} - I_{DS} \cdot R_{S}\right)}, \ 0 < \lambda \leq \frac{1}{2} \quad (5) \\ W_{\text{eff}} &= \left(W_{F} + \Delta W\right) \cdot N_{F} \\ R_{\alpha} &= \text{Re}\left(Y_{11}\right) / \left[\text{Im}\left(Y_{11}\right)\right]^{2} \end{split} \tag{6}$$

## **IV. Conclusion**

The MR devices realized by 90nm RF CMOS process have been proven successful with significant  $g_m$  enhancement over the MF devices, attributed to simultaneous improvement of  $\mu_{eff}$  and  $R_S$ . Moreover, the MR devices can yield 10% smaller  $R_g$ . The higher  $g_m$  and lower  $R_g$  can contribute higher  $f_T$  and  $f_{MAX}$  as well as lower NF  $_{min}$  and  $R_n$ . These important features can facilitate RF and analog performance optimization.

# Acknowledgement

This work is supported in part by the Ministry of Science and Technology under Grants MOST 104-2221-E-009-116-MY3. Besides, the authors acknowledge the support from CiC for test chip fabrication and NDL for devices measurement.




Fig. 1 Schematics of device layouts (a) MF devices with various  $W_{\rm F}$  and  $N_{\rm F}$  at fixed  $W_{\rm tot}\!\!=\!\!W_{\rm F}xN_{\rm F}$  (b) single-ring device D1S1: LOD/  $S_{\rm DOD}\!\!=\!\!0.36\mu m$  /0.16µm, LOD/ $S_{\rm SOD}\!\!=\!\!0.45\mu m$ /0.25µm (c) single-ring device D1S3: LOD/  $S_{\rm DOD}\!\!=\!\!0.36\mu m$ /0.16µm,LOD/ $S_{\rm SOD}\!\!=\!\!0.95\mu m$ /0.75µm.  $S_{\rm DOD}$  and  $S_{\rm SOD}$ : drain and source OD edge to the contact spaces. OD: active region, PO: poly-gate, CO: contacts.




Fig.2 Multi-ring MOSFET layouts: W2N4R4 with 4 rings (R=4), W<sub>F</sub> =2 $\mu$ m, N<sub>F</sub>=4, in each ring, W1N4R8 with 8 rings (R=8), W<sub>F</sub>=1 $\mu$ m, N<sub>F</sub> =4 in each ring. D1S1: S<sub>DOD</sub>=0.16 $\mu$ m, S<sub>SOD</sub>=0.25 $\mu$ m, D1S3: S<sub>DOD</sub>=0.16 $\mu$ m, S<sub>SOD</sub>=0.75 $\mu$ m. OD: active region, PO: poly-gate, CO: contacts.

Table 1 The device parameters of MF and MR nMOSFETs

Parameters	Unit	MF & MR devices
L <sub>g</sub>	μm	0.077
T <sub>ox(inv)</sub>	Α	28.3
C <sub>ox(inv)</sub>	fF/μm²	12.2016
C <sub>of,sim</sub>	fF/μm	0.26303
C <sub>f(poly-end),sim</sub>	fF	0.05015
$C_{ox(inv)} = (\beta/W_FN_F - C_{of})/L_g$	fF/μm²	12.2016
$T_{ox(inv)} = \varepsilon_0 \varepsilon_{ox} / C_{ox(inv)}$	Α	28.3
$\Delta W = (\alpha - C_{f(poly-end)})/(C_{ox(inv)}L_g)$	μm	0.0348




Fig.3 Comparison of R<sub>S</sub> versus N<sub>F</sub> calculated by TML model for MF and




Fig 4 Comparison of MF and MR MOSFETs (a)  $g_m$  versus  $V_{GT}$  in linear region ( $V_{DS}$  =50 mV) (b)  $\Delta g_m/g_{m(MF)}$  versus  $W_F$  of MR w.r.t MF MOSFETs. MR MOSFETs with various  $W_F$  and  $N_F$ .




Fig. 5 Comparison of  $\mu_{eff}$  versus  $V_{GT}$  extracted from MR and MF MOSFETs in linear region,  $V_{DS}$  =50mV (a) W2N16, W2N4R4\_D1S1, W2N4R4\_D1S3 (b) W1N32, W1N4R8\_D1S1.




Fig.6  $R_g$  extracted by Y-method at cold device state ( $V_{DS}$ =0,  $V_{GS}$  >  $V_T$ ) for MF and MR devices, MF devices : W2N16 and W1N32, MR devices : W2N4R4\_D1S1 and W1N4R8\_D1S1.

## References

- [1] L.F. Tiemeijer et al., IEDM Tech. Dig., pp.441-444, 2004.
- [2] I. Post et al., IEDM Tech. Dig., ,pp.1013-1015, 2006.
- [3] H. Li et al., VLSI Tech. Symp. Proc., pp.56-57, 2007.
- [4] K.-L. Yeh and J.-C. Guo, *IEEE TED-58*, pp.3140-3146, 2011.
- [5] K.-L. Yeh and J.-C. Guo, *IEEE TED-58*, pp.2838-2846, 2011.
- [6] J.-C. Guo and K.-L. Yeh, *US patent* 8,691,599 B2.
- [7] J.-C. Guo and Y. Z Lo, *IEEE TED-62*, pp.3004-3011, 2015.
- [8] K.-L. Yeh and J.-C. Guo, *IEEE TED-60*, pp.109-116, 2013.
- [9] H. Fukui, IEEE TED-26, pp.643-650, 1979