Study of Self-heating Effects in Hybrid SOI/bulk Nanoscale FinFETs

U. Sajesh Kumar¹ and V. Ramgopal Rao²

 ¹ Indian Institute of Technology Bombay Powai, Mumbai, India 400076 E-mail: sajeshkumaru@ee.iitb.ac.in
² Indian Institute of Technology Delhi Hauz Khas, New Delhi-110 016, India

Abstract

Self-heating in SOI FinFETs is a major concern despite its advantages as compared to bulk FinFETs. Hybrid FinFETs are shown to have advantages of both bulk and SOI FinFETs. In this paper, we show that hybrid FinFETs show less self-heating and on-current degradation as compared to SOI FinFETs through 3-D electro thermal simulations. Different hybrid combinations are considered and their thermal effects are studied for various substrate and interconnect heights. We demonstrate that hybrid FinFETs can achieve similar thermal characteristics as that of bulk FinFETs for small substrate thickness.

1. Introduction

Self-heating is one of the important design considerations of nanoscale FinFET design. Low thermal conductivity of the thin silicon films and thermally insulating SiO₂ in FinFETs cause increased heating with large power input [1]. Self-heating effects in bulk FinFETs is less as compared to SOI FinFETs [2]-[3]. Though the fabrication of SOI FinFET is easier, contacting the body node is structurally challenging for thicker fins, which is essential for matching in circuits [4]. Fin width and fin height variability in bulk Fin-FETs is large (~150% more than that of SOI FinFETs) and doping the lower fin region is difficult. The cost difference between SOI FinFET and bulk FinFET is less than 3.4% for high volume fabrication [5]. A hybrid FinFET with bulk and SOI integration will have the advantageous of both SOI FinFET and bulk FinFET. The possible fabrication of such a device is discussed in [4]. Such devices will have less variability, better performance and reduced self-heating. Substrate thickness and interconnect structure are the two important parameters which determines the extent of heating in FinFET devices [2], [3], [6].

2. Self-heating Simulation in Hybrid FinFETs *Calibration*

3D Electro-thermal TCAD tool based simulations have been used for the study of self-heating in hybrid FinFETs and for their comparisons with SOI and bulk FinFETs. Detailed TCAD model dc and thermal calibration with 14nm technology is explained in our previous work [3]. Mobility degradation, stress values, S/D distribution resistance and the gate work function are tuned to match the simulation results with the experimental data [7]. Thickness dependent thermal conductivity, thermal modeling of realistic back-end-of the line interconnect structure and interface thermal resistances are modeled for the thermal simulation. Thermal simulations are matched with the experimental data [8] to validate our thermal modeling [3].

The 3-D device structures used for simulation of five fin 14nm hybrid FinFETs (SBSBS and SBBBS) are shown in Fig. 1. Five different fin combinations of FinFETs are realized for comparisons (SOI FinFET (SSSSS), bulk FinFET (BBBBB) and three hybrid combinations). Table 2 lists the performance characteristics of different combinations. On-current decreases from SOI FinFET to bulk FinFET for the same I_{off} condition and the body effect increases. Fig. 2 shows the top view of the temperature distribution in four different configurations. We have observed that the introduction of bulk fin structure in between SOI fin structure reduces the self-heating in hybrid devices (The power input to each fin is kept the same to have a better comparison). Fig. 3 shows the side view of the temperature distribution in fins. Figure clearly shows the reduction in temperature in the fins with the introduction of bulk fin structure. The lower fin in the bulk fin structure helps in spreading the heat generated in the upper fins to reduce the heating. Fig. 4 illustrates the lattice temperature on top of the fins where the maximum heating occurs. In hybrid structures average temperature in the fins is less as compared to SOI FinFETs.

We have also compared the maximum lattice temperature and thermal resistance (R_{th}) of the devices with different interconnect heights and substrate thicknesses. Temperature increases with increase in interconnect heights, and heating in hybrid FinFETs is in between SOI and bulk FinFETs (Fig. 5). We have observed a significant improvement in the thermal resistance and the maximum lattice temperature of hybrid FinFETs for small substrate thicknesses. Self-heating dependent current degradation is shown in Fig. 6. Results show that % current degradation is less for hybrid FinFETs as compared to SOI FinFETs. This further decreases with reduction in substrate thickness.

3. Conclusions

We show through 3D electro-thermal simulations that hybrid FinFETs perform much better than SOI FinFETs in self-heating effects. Hybrid FinFETs have less thermal resistance and on-current degradation as compared to SOI FinFETs. Hybrid FinFETs show a similar thermal performance as that of bulk FinFETs for small substrate thickness.

References

- [1] S. Kumar, R. V. Joshi, C. T. Chuang, K. Kim, J. Y. MuRthy, K. T. Schonenberg, and E. J. Nowak, *in IEDM Tech. Dig.*, 2006.
- [2] M. Shrivastava, M. Agrawal, S. Mahajan, H. Gossner, T. Schulz, D. K. Sharma, and V. R. Rao, *IEEE Trans. Electron Devices*, vol. 59, no. 5, 2012.
- [3] U. S. Kumar and V. R. Rao, *IEEE Trans. Electron Devices*, vol. 63, no. 1, 2016.
- [4] Chang, Josephine B., Leland Chang, Chung-Hsun Lin, and Jeffrey W. Sleight, U.S. Patent 8,466,012, June 18, 2013.
- [5] Fried, D., T. Hoffmann, B. Y. Nguyen, S. Samavedam, and H. Mendez, SOI Industry Consortium, Kyoto, Japan, Tech. Rep(2009).
- [6] C.W. Chang, S.E. Liu, B.L. Lin, C.C. Chiu, Y.-H. Lee, K. Wu, *IEEE Int. Reliability Physics Symposium*, Apr. 2015.
- [7] C-H Lin et al. in IEDM Tech. Dig., 2014, pp. 3.8.1, 3.8.3.
- [8] S. Lee, R. Wachnik, P. Hyde, L. Wagner, J. Johnson, A. Chou et al., in Proc. Symposium on VLSI Technology, 2013.

Table 1: FinFET Device Parameters

rasie i i mi Bi Bevice i arameters			
Channel length (Lg)	20nm		
Fin Width (T _{fin})	6.5nm		
Fin Height (H _{fin})	26nm		
Effective Oxide Thickness (EOT)	0.85nm		
STI/BOX Thickness	40nm		
Fin Pitch (F _{pitch})	42nm		
Gate Pitch	80nm		
Metal1 Pitch	64nm		



Fig. 1. 3D simulation structures of 2 different hybrid FinFETs. (a) SBSBS (b) SBBBS (S=SOI, B=bulk). STI/BOX and passivation layer are not shown in the figure.



Fig. 2. Temperature distribution in different 5 fin hybrid FinFETs (Top view). (a) SSSSS (b) BBBBB (c) SBSBS (d) SBBBS



Fig. 3. Temperature distribution in different 5 fin hybrid FinFETs (Side view). (a) SSSSS (b) BBBBB (c) SBSBS (d) SBBBS

Table 2 Ion Ioff Characteristics (Vds, Vgs=0.8V)

Item	SSSSS	ssbss	sbsbs	sbbbs	bbbbb
I _{off} (nA/um)	100	100	100	100	100
Ion (uA/um)	820	816	812	805	801
% change in		6.2%	7.5%	9.5%	13.5%
$I_{off} (V_{sub}=-0.8)$					
% change in		0.3%	0.7%	1.1%	2.3%
I _{on} (V _{sub} =-0.8)					







Fig. 5. Rth and Max. lattice temperature plot vs. interconnect height. (a) Substrate thickness=100um (b) Substrate thickness=10um



Fig. 6. Ion degradation vs. interconnect height for different substrate thicknesses.