# Reliability of Epitaxial Nickel Disilicide Thin Film

Cheng-Lun Hsin<sup>1</sup> and Sheng-Wei Lee<sup>2</sup>

<sup>1</sup>Department of Electrical Engineering, National Central University <sup>2</sup>Institute of Materials Science and Engineering, National Central University

No.300, Chongda Rd., Chongli district, Taoyuan city, Taiwan, 32001 Phone: +886-3-422-7151 ext 34520 E-mail: clhsin@ee.ncu.edu.tw

### Abstract

In this report, epi-NiSi<sub>2</sub> with an atomically flat interface was formed with a controlled process and its structure was examined by electron microscopy. The interface between the epitaxial silicide and Si substrate is atomically flat. The fabrication process is compatible with Si-based CMOS technology. The structural advantage of the epitaxial silicide can eliminate the disadvantage of conventional NiSi by reducing the barrier height and junction leakage. The reliability, which was investigated under different temperatures and current densities to understand its electronic characteristics, was 1.5 times better than that of the conventional polycrystalline counterpart. Black's equation and the measured mean-time-to-failure (MTTF) were used to obtain the reliability characteristics of epitaxial and poly-NiSi<sub>2</sub>. Our results provide evidence that epitaxial NiSi<sub>2</sub> is a promising contact material for future electronics.

## 1. Introduction

The feature size of metal-oxide-semiconductor field-effect transistors (MOSFET) has now been scaled down below twenty nanometers[1]. The difficulties in pursuing next generation technologies to meet Moore's law research dramatically increased for have and development[2]. For the MOSFET, metal silicides have been used as contact materials for many decades[3]. However, two of the most confronting issues among these technical barriers in the metal silicides are the contact and series resistance, and traditional self-aligned silicidation processes has faced the limitation on low sheet resistance for future applications due to the decrease of the source/drain contact area[4]. Since the 90-nm technology node, NiSi has been the material most extensively used in source/drain contacts, owing to its low consumption of Si, small narrow line-width effect, and low formation temperature. But the poor thermal stability of the nanoscaled thin film has become a serious issue in recent years [5]. At high temperatures, NiSi over ten-nanometers in thickness would agglomerate to become nanodots easily, resulting in the narrowing of the process window[6]. Besides, the rough interface between nano-scaled NiSi and Si would cause the increase of leakage current[7], and the differences in thermal expansion coefficient and crystal structure between NiSi and Si is large enough to induce dislocations during the formation process [8]. Additionally, the series resistance of contemporary NiSi is still too high for MOSFET in next generation[9]. Recently, initial studies on ultra-thin epitaxial metal silicides have been carried out. The growth of epitaxial NiSi<sub>2</sub> (epi-NiSi<sub>2</sub>) by a Ni thin film under the critical thickness (about 4.2 nm) deposited on a Si wafer has been observed at low temperatures without other Ni-rich intermediate phases. Below this critical value, the surface energy and the reduction of the interfacial energy caused by the small thickness played an important role in the heat of formation, making NiSi2 become energetically favorable and epitaxial aligned. In these previous studies, epi-NiSi<sub>2</sub> thin films less than 10 nm in thickness with an atomically flat interface were grown on the surface. Moreover, the specific contact resistivity and Schottky barrier height of epi-NiSi2 is lower than that of NiSi on both As- and B-doped Si-on-insulator and strained-Si-on-insulator. This structural and electrical advantage makes ultra-thin epi-NiSi<sub>2</sub> to be a potential candidate to replace NiSi as the contact material in the future.

## 2. General Instructions

The thin Ni film was deposited on the Si substrates. After dipping the samples in sulfuric acid solution, a 5-nm-thick Ni/Si intermixed layer was exposed, and this amorphous structure was formed due to the high-power sputtering. The presence of this layer made the growth of the ultra-thin epi-NiSi<sub>2</sub> possible after RTA (Fig. 1a). It is believed that the Ni/Si ratio of the intermixed layer could be adjusted by altering the sputtering process parameters, and the thickness of the epilayer could be controlled. Besides, this method is much reliable and repeatable than controlling the as-deposited thickness by evaporation. To compare the typical thickness ratio of the resulting silicide per nm of Ni (3.63) in previous reports, and the thicknesses of the intermixed layer and epi-NiSi<sub>2</sub> layer in this study, we believe that stoichiometric Ni was sputtered into the intermixed layer, making the composition ratio of the intermixed layer close to the stoichiometric ratio of the compound, based on the law of mass conservation. This may result in a low formation temperature as a result of a lowered Gibbs free energy. In this case, the intermixing layer will tend to form NiSi<sub>2</sub> at low temperatures, allowing it to nucleate epitaxially[12]. The epitaxial relationship between the epi-NiSi2 and Si substrate was NiSi<sub>2</sub>(001)[110]||Si(001)[110], which was also confirmed by XRD analysis, as shown in Fig. 1b. The spectrum shows two distinct XRD peaks. The crystal structure and lattice constant of NiSi<sub>2</sub> is very similar to Si,



Figure 1. (a) Cross-sectional TEM images of NiSi<sub>2</sub> film after RTA process, and (b) XRD spectrum of the epi-NiSi<sub>2</sub> on the (001)Si substrate, highlighted two distinct diffraction peaks of Si (on the left) andNiSi<sub>2</sub> (on the right).

which is cubic CaF<sub>2</sub>-type and 0.541 nm with less than 0.4% mismatch, respectively. The XRD spectrum of our sample only contains two peaks. The left peak (labeled 69.138) is belonging to the (004)Si, while the right one (labeled 69.346) is of (004)NiSi<sub>2</sub>. This result confirmed the epitaxy of NiSi<sub>2</sub> and the Si substrate in large area.

The measurements were carried out at different current densities (5 MA/cm<sup>2</sup> and 10 MA/cm<sup>2</sup>) and temperatures (200, 250, and 300 °C). A 10% increase in resistance was defined as the failure criterion, and the failure time was recorded. The reliability results (cumulative distribution versus time) at different temperatures and current densities are summarized in Fig. 2(a) and (b), respectively. It is obvious that the failure time increased at lower temperatures and current densities and that the mean-time-to-failure (MTTF) of epi-NiSi2 was higher than that of poly-NiSi<sub>2</sub>, proving that epi-NiSi<sub>2</sub> is more robust than poly-NiSi<sub>2</sub>. Black's equation was used to calculate the electromigration-mode characteristics and is given in the following form MTF=A 1)

$$j^{-n}\exp(E_a/kT),$$
 (1)

where  $E_a$  is the activation energy, j is the current density, n is the current density exponent, and A is a constant. These parameters are listed in Table 1. In addition, the MTTF of epi- and poly-NiSi2 under the condition of room temperature and 2 MA/cm<sup>2</sup> in current density were extracted to clarify the performance of each silicide. The results demonstrated that the reliability of the epitaxial structure was 1.5 times better than that of the conventional polycrystalline ones. Considering the variation in resistance, we calculated confidence intervals (CI) at 95% for each MTTF to investigate the failure mode. The value of the confidence margin is defined as the average of time to failure  $\pm$  two standard deviations ( $\sigma$ ). A single failure mode could be ascertained because all the experimental data remained within these confidence margins. The smaller E<sub>a</sub> and n indicated that epi-NiSi<sub>2</sub> was less temperature- and current-density-dependent than poly-NiSi<sub>2</sub>.

#### 3. Conclusions

In this report, epi-NiSi<sub>2</sub> with an atomically flat interface was formed with a controlled process and its structure was



Figure 2. Cumulative distribution versus time to failure at (a) 5  $MA/cm^2$  and (b) 10  $MA/cm^2$ .

examined by electron microscopy. The interface between the epitaxial silicide and Si substrate is atomically flat. The fabrication process is compatible with Si-based CMOS technology. The structural advantage of the epitaxial silicide can eliminate the disadvantage of conventional NiSi by reducing the barrier height and junction leakage. Our results provide evidence that epitaxial NiSi<sub>2</sub> is a promising contact material for future electronics.

	Conditions (°C)/(MA/cm <sup>2</sup> )	MTTF (sec)	CI95%	E <sub>a</sub> (eV)	n	MTTF at 27°C and 2 MA/cm <sup>2</sup> (year)
	200/5	1626	1382~1774			
	250/5	1285	1157~1527			
Epi-	300/5	1152	1029~1389	0.62	1.7	7.32
NiSi <sub>2</sub>	200/10	1339	1245~1453	±0.08	±0.03	±0.54
	250/10	956	866~1042			
	300/10	602	522~702			
	200/5	1506	1376~1648			
	250/5	1119	1020~1228			
poly-	300/5	738	651~855	0.71	2.1	4.95
NiSi <sub>2</sub>	200/10	488	403~619	±0.11	±0.05	±0.69
	250/10	359	270~441			
	300/10	317	258~394			

Table 1. The measurement condition, MTTF, CI 95%, Ea, n and MTTF at 27 °C and 2 MA/cm<sup>2</sup> of epi-NiSi<sub>2</sub> and poly-NiSi<sub>2</sub>.

#### Acknowledgements

We would like to express sincere thanks to the support from National Central University.

#### References

[1] B. Tudor, J. Wang, Z. P. Chen, R. Tan, W. D. Liu, and F. Lee, "An accurate MOSFET aging model for 28 nm integrated circuit simulation," Microelectronics Reliability, vol. 52, pp. 1565-1570, Aug 2012.

[2] C. H. Cheng, K. I. Chou, and A. Chin, "Gate-first n-MOSFET with a sub-0.6-nm EOT gate stack," Microelectronic Engineering, vol. 109, pp. 35-38, Sep 2013.

[3] C. M. Lu, H. F. Hsu, and K. C. Lu, "Growth of single-crystalline cobalt silicide nanowires and their field emission property," Nanoscale Research Letters, vol. 8, Jul 2013.

[4]I. Ionica, I. Savin, W. Van Den Daele, T. Nguyen, X. Mescot, and S. Cristoloveanu, "Characterization of silicon-on-insulator films with pseudo-metal-oxide-semiconductor field-effect transistor: Correlation between contact pressure, crater morphology, and series resistance," Applied Physics Letters, vol. 94, Jan 2009.

[5]X. P. Qu, X. M. Zhang, Y. Zhao, S. R. Deng, and C. Detavernier, "Improved Diffusion Barrier Properties and NiSi Thermal Stability for the Cu Contact with the Ru/TaSiN Stack on NiSi/Si," Ecs Solid State Letters, vol. 2, pp. P1-P3, 2013.

[6]C. L. Hsin, C. W. Huang, C. H. Cheng, H. S. Teng, and W. W. Wu, "Shape control of nickel silicide nanocrystals on stress-modified surface," Crystengcomm, vol. 16, pp. 1611-1614, 2014.

[7]H. S. Kang, J. B. Ha, J. H. Lee, C. K. Choi, J. Y. Lee, and K. M. Lee, "Effect of catalyst for nickel films for NiSi formation with improved in-terface roughness," Thin Solid Films, vol. 519, pp. 6658-6661, Aug 2011.

[8]R. P. Yang, N. Su, P. Bonfanti, J. X. Nie, J. Ning, and T. T. Li, "Advanced in situ pre-Ni silicide (Siconi) cleaning at 65 nm to resolve defects in NiSi(x) modules," Journal of Vacuum Science & Technology B, vol. 28, pp. 56-61, Jan 2010.

[9]K. Derbyshire, "ITRS 2010: A More-than-Moore Roadmap?," Solid State Technology, vol. 54, pp. 7-7, Mar 2011.