Thermal Stability and Switching Performance of iPCM at Elevated Temperature

K. V. Mitrofanov*, Y. Saito, N. Miyata, P. Fons, A. V. Kolobov and J. Tominaga

National Institute of Advanced Industrial Science and Technology (AIST) Tsukuba Central 5, 1-1-1 Higashi, Tsukuba, 305-8565, Japan Phone: +81-29-861-0398 E-mail: k-mitrofanov@aist.go.jp

Abstract

The peculiar behavior of interfacial phase-change memory (iPCM) devices switching at elevated temperature is explored. The thermal stability of the devices resistance was measured and a new resistance level of iPCM that can be used for advanced programming was found.

1. Introduction

Phase-change memory performance, appealing in many aspects, reached a new technological level with the appearance of iPCM promising a significant decrease of energy requirements and even a switching speed enhancement. These advantages stem from the specific structural architecture of the GeTe/Sb₂Te₃ superlattice that is used as a switchable structure in iPCM. Complicated effects can be expected [1,2] due to the appearance of additional GeTe/Sb₂Te₃ interfaces (leading to the formation of van der Waals gaps and the emergence of topological insulator properties) as well as the possible existence of different phases attributable to variations of the GeTe/Sb₂Te₃ layers stacking order. From this perspective it is important to address issues related to thermal stability, data retention, and the overall switching behavior of iPCM devices at elevated temperature which is a critical criteria for industrial application of memory devices. Peculiar behavior of such characteristics of iPCM devices can be expected, since even for the Ge-Sb-Te alloy phasechange memory one can obtain a significant thermal stability improvement by mere doping or with a slight composition variation [3]. In this work the switching behavior, thermal stability, and thermally induced resistance features of GeTe/ Sb₂Te₃ superlattice based iPCM devices are reported.

2. Results and discussion

iPCM devices were fabricated with $[(GeTe)_2(Sb_2Te_3)_4]_8$ superlattice structures (43 nm thick including a seed layer) following the procedures described in [4]. The size of the active device area was varied from 50x50 nm to 100x100 nm. Tungsten was used for top and bottom contacts layers. The electrical switching performance of iPCM devices was tested with the use of 100-500 ns short pulses. The room temperature switching performance was found to be comparable to the iPCM performance that was reported earlier [5]. An endurance check showed switching up to 10⁸ cycles. For the room temperature switching, the SET and RESET states resistance levels remained at around 10² and 10⁶ Ohms, respectively (figure 1), this condition is labeled as a state (I).



Fig. 1 iPCM device SET and RESET resistances as a function of temperature up to 200°C along with the switching behavior at every measuring point.

Subsequently, the sample temperature was increased from room temperature to 200°C using a heating stage while carrying out simultaneous switching cycling and resistance measurements. It should be noted that the two curves shown in the figure were obtained by sequential switching between the SET and RESET states using short pulses and the delay times between writing and reading pulses were long enough to let the device state be established after each writing pulse. The thermal stability of the devices was found to be reasonable, and similar to the alloy case: at around 90°C, the RE-SET resistance level shifted to lower values (state (II)) and finally suddenly drops more than three orders of magnitude in total (state (III)) at about 150°C. After reaching 200°C, the sample was cooled down, and the RESET resistance level was found to return to the initial room temperature value. The SET state resistance slightly decreases as well from $\sim 90^{\circ}$ C, while the RESET resistance doesn't attain this new SET resistance level. If the structures had been fabricated from Ge-Sb-Te alloy then the appeared feature could be explained from a thermal processes viewpoint. Namely, after the transition at 150°C, a further temperature rise could lead to the growth of crystalline grains. This would in turn lead to a decrease in charge carrier scattering at grain boundaries and consequentially an increase in carrier mobility, resulting in a decrease of the SET resistance [6]. However, the switching mechanism of the GeTe/Sb₂Te₃ superlattice is believed to be different from such a thermal model [5]. Furthermore, this speculative thermodynamic explanation of the observed resistance behavior is not valid, in light of the observed resistance behavior at the cooling process (without electrically driven switching). In fact, for the alloy case, as soon as annealing leads to a decrease in defects concentration, the device resistance should not change during cooling [7]. However, the resistances of the SET and RESET states in iPCM devices annealed without electrically driven switching behave differently: the RESET state resistance remains nominally the same ($\Delta R \approx 20\Omega$) with a temperature decrease from 180°C to ~110°C (figure 2, top panel),



Fig. 2 iPCM device RESET (top panel) and SET (bottom panel) resistances as a function of temperature up to 180 °C and 200°C correspondingly without electrically driven switching.

while the SET state resistance recovers to its initial state by ~120°C with $\Delta R \approx 300\Omega$ (figure 2, bottom panel). Therefore, the observed resistance behavior indicates that the SET/RE-SET states of the superlattice-based iPCM devices are not the same as in Ge-Sb-Te alloy, and the nature of the electrically induced switching in the former devices is at least not purely thermal. This peculiar behavior of the superlattice switching at elevated temperature can be explained by the existence of several different phases in the GeTe/Sb₂Te₃ structure. This effect ultimately can be used in multilevel

memory devices, especially since it was found that the initial levels of the SET and RESET resistances recover after the cooling process and a consequent write-erase cycle. The obtained data can be used to build a map of the iPCM switching thermal stability (figure 3): the preferable temperature region for iPCM operation is below 100 °C, allowing



Fig. 3 iPCM device RESET to SET resistances ratio data as a function of temperature. Colored areas of the plot reflect different memory operation temperature regions.

for nearly three orders of magnitude in the resistance differential between the SET and RESET states. From 100°C to 150°C as soon as thermal effects begin to play a significant role, the resistance ratio decreases by two orders of magnitude, which is, in principle, sufficient for some applications. Finally, devices cannot be switched for temperatures higher than ~150°C in a conventional manner, which is therefore serves as a limit for the operation of iPCM devices discussed here.

3. Conclusions

The behavior of the GeTe/Sb₂Te₃ superlattice-based iPCM devices switching and the thermal stability at the elevated temperature up to 200°C was studied. The appearance of additional resistance levels in iPCM at T>150°C was found.

Acknowledgements

This work was supported by JST-CREST (JPMJCR14F1). A part of this study was supported by NIMS Nanofabrication Platform in Nanotechnology Platform Project sponsored by the Ministry of Education, Culture, Sports, Science and Technology (MEXT), Japan.

References

[1] J. Tominaga et al., Appl. Phys. Lett. 99 (2011) 152105.

[2] J. Tominaga *et al.*, Sci. Technol. Adv. Mater. **16** (2015) 014402.
[3] G. Navarro *et al.*, 2016 IEEE 8th International Memory Workshop (IMW), Paris (2016) 1-4.

- [4] Y. Saito *et al.*, AIP Advances **6**, (2016) 045220.
- [5] R.E. Simpson *et al.*, Nature Nanotechnology $\mathbf{6}$, (2011) 501-505.
- [6] Friedrich *et al.*, J. Appl. Phys. **87** (2000) 4130-4134.
- [7] Lyeo, H.-K. *et al.*, Appl. Phys. Lett. **89** (2006) 151904.