# Analysis of Random Telegraph Noise Behaviors of nMOS and pMOS toward Back Bias Voltage Changing

Takezo Mawaki<sup>1</sup>, Akinobu Teramoto<sup>2</sup>, Rihito Kuroda<sup>1</sup>, Shinya Ichino<sup>1</sup>, and Shigetoshi Sugawa<sup>1, 2</sup>

<sup>1</sup> Graduate School of Engineering, Tohoku Univ., <sup>2</sup> New Industry Creation Hatchery Center, Tohoku Univ.

6-6-10 Aza-Aoba, Aramaki Aobaku, Sendai, 980-8579, Japan

Phone: +81-22-795-4833 E-mail: takezo.mawaki.r2@dc.tohoku.ac.jp

### Abstract

# This paper presents experimental analysis of random telegraph noise (RTN) behaviors toward back bias voltage changing for nMOS and pMOS fabricated by a 0.22µm CMOS technology. It was clarified that statistically the noise distribution is smaller for pMOS than nMOS for all the back bias conditions. However, the dependency of RTN amplitude and time constant on back bias voltage is highly different for each transistor.

### 1. Introduction

Random telegraph noise (RTN) is one of the origins of low frequency noise in MOSFETs. RTN has become a major issue in scaled down technologies. The phenomenon is characterized by a discrete and random fluctuation of conductance in carrier transport and the number of conduction carriers, caused by the capture/emission of the conduction carrier by/from individual traps in an insulator film or bulk material<sup>[1]</sup>. The RTN amplitude and time constants are important parameters to identify traps which cause RTN<sup>[2-3]</sup>. From previous studies, it was revealed the dependence of amplitude and time constants on the gate-source voltage (VGS) can be determined by the number of carriers, distance between the trap and percolation path and the trap energy level<sup>[3-4]</sup>. In analog circuits, effects of back bias (V<sub>BS</sub>) is especially important. Thus, the characteristics of RTN toward various  $V_{BS}$  should be studied in detail for the design of low noise analog circuits. However, little has been reported on RTN dependence on V<sub>BS</sub> so far<sup>[5]</sup>. In this study, using the developed high speed, high precision noise measurement system with array test circuit, behaviors of RTN toward V<sub>BS</sub> changing are analyzed for both nMOS and pMOS from a large number of samples.

#### Experimental 2.

Fig. 1 shows the schematic of the array test circuit<sup>[5]</sup>, fabricated by a 0.22µm 1P2M CMOS technology. Using the test circuit, measurement is carried out by reading the output voltage (V<sub>out</sub>), under a constant drain current. RTN appears as the voltage fluctuation of the V<sub>out</sub> which is the source terminal voltage of the measured MOSFET. Fig.2 shows the measurement sequence in this work. The measurement number is 2048 for both nMOS and pMOS. To detect MOSFETs with RTN, a root mean square of Vout in time domain (VRMS) was extracted with the sampling period of 2.5µsec. For the detailed analysis toward V<sub>BS</sub>, first the MOSFETs of which V<sub>RMS</sub> were greater than 1mV with two states RTN were extracted. For the extracted 20 nMOS and pMOS, ID-VGS curves were obtained by sweeping V<sub>BS</sub> and I<sub>D</sub>. By using the obtained I<sub>D</sub>-V<sub>GS</sub> curves,  $|V_{GS}|$  was set constant at 0.6V for different  $V_{BS}$  conditions for each MOSFET. The  $V_{BS}$  was varied for over 1V for both nMOS and pMOS. The RTN parameters: the time stays at high  $|V_{GS}|$  state ( $\tau_H$ ), the time stays at low  $|V_{GS}|$  state ( $\tau_L$ ) and the amplitude were extracted accurately with sampling period of 2.5µsec and record time of 5sec. Average values of  $\tau_H$  and  $\tau_L$  were extracted by fitting the distribution of extracted  $\tau_H$  and  $\tau_L$  assuming these phenomena follow the Poisson process <sup>[1]</sup>.

#### **Results and Discussions** 3.

Figs. 3 and 4 show (a-b) the RTN amplitude as a function of V<sub>BS</sub> and I<sub>D</sub>, and (c-d)  $\langle \tau_H \rangle$  and  $\langle \tau_L \rangle$  as a function of V<sub>BS</sub> for the measured nMOS and pMOS, respectively. Here ID changes by changing  $V_{BS}$  under a constant  $V_{GS}$  due to the body effect and mobility change. The dependencies of amplitude are quite different among transistors for both nMOS and pMOS cases. For example, the RTN amplitudes in some of the transistors increases as  $|V_{BS}|$  increases, and the others decreases. The tendencies are somewhat different between nMOS and pMOS. That is, for majority of the measured pMOS the amplitude becomes smaller for higher  $|V_{BS}|$  even though the drain current is smaller. For nMOS, the portion of transistors are about the same with tendencies of increasing and decreasing amplitude for increasing  $|V_{BS}|$ . Regarding the time constants, for almost all cases,  $\langle \tau_L \rangle$  increase as the increase of  $|V_{BS}|$  and decrease of  $I_D$ . The obtained tendency is reasonable supposing  $\langle \tau_L \rangle$  depends on the potential barrier from the channel to the trap and number of channel carriers. On the contrary, for  $\langle \tau_H \rangle$ , more diverse characteristics were obtained toward |V<sub>BS</sub>| change. Fig.5(a-b) show correlation plots between RTN amplitudes in two |V<sub>BS</sub>| for nMOS and pMOS, respectively. RTN amplitude tends to become smammer for larger  $|V_{BS}|$  in both nMOS and pMOS cases. It should be noted that plots at 0 means RTN disappeared at the corresponding |V<sub>BS</sub>|. Fig.6 shows the cumulative probability of V<sub>RMS</sub> in Gumbel plot for two |V<sub>BS</sub>| for nMOS and pMOS. The noise distribution of pMOS is smaller than nMOS at each |V<sub>BS</sub>| condition. For both nMOS and pMOS, a larger |V<sub>BS</sub>| results in an increase of noise distribution. The higher |V<sub>BS</sub>| and lower I<sub>D</sub> results in narrowing of channel in depth direction and smaller number of channel carriers, these factors are considered to increase the impact of traps overall.

In order to explain the behaviors of RTN amplitude toward |V<sub>BS</sub>|, schematic illustrations of percolation path and its behavior toward |V<sub>BS</sub>| changing are shown in Fig.7. The number of randomly distributed ionized acceptors in depletion layer increases as  $|V_{BS}|$  increases. Due to this, sometimes a portion of channel carriers in a percolation path close to traps which cause RTN decreases or percolation path itself may disappear, which lead to a decrease of RTN amplitude.

#### 4. Conclusions

Behaviors of RTN in toward back bias changing were analyzed for nMOS and pMOS in this work. Statistically, pMOS has smaller noise distribution than nMOS at each back bias, and larger back bias results in an increase of noise distribution for both nMOS and pMOS. However, the dependency of RTN parameters such as amplitude differ among transistors. A further study of understanding the effect of channel percolation change due to the applied back bias is needed.

# References

- M. J. Kirton and M. J Uren, Adv. Phys., 38, p.367, 1989.
  A. Teramoto, et al., IEEE Symp. VLSI Tech., p. 99, 2010.
  T. Fujisawa, et al., Jpn. J. Appl. Phys., 49, 04DC06, 2010.
  A. Yonezawa, et al., Proc. SPIE-IS&T, 9022, p.90220F, 2014.
  K. Abe, et al., IEEE Symp. VLSI Tech., p.210, 2007.



**Figure 3.** Amplitude and time constants of nMOSFET as a function of  $V_{BS}$  and  $I_D$ . (a) Slopes of Amplitude vs.  $V_{BS}$ , (b) Slopes of Amplitude vs.  $I_D$ , (c) Slopes of  $\tau_H$  vs.  $V_{BS}$  and (d) Slopes of  $\tau_L$  vs.  $V_{BS}$ .



**Figure 4.** Amplitude and time constants of pMOSFET as a function of  $V_{BS}$  and  $I_D$ . (a) Slopes of Amplitude vs.  $V_{BS}$ , (b) Slopes of Amplitude vs.  $I_D$ , (c) Slopes of  $\tau_H$  vs.  $V_{BS}$  and (d) Slopes of  $\tau_L$  vs.  $V_{BS}$ .



Figure 7. Schematic illustration of the percolated channel and its effect to the  $I_D$ - $V_{GS}$  characteristics and RTN. (a) shows the condition of small  $V_{BS}$ . (b) shows the condition of large  $V_{BS}$ .